From: "Rajendra Nayak" <rnayak@ti.com>
To: 'Paul Walmsley' <paul@pwsan.com>, linux-omap@vger.kernel.org
Cc: 'Igor Stoppa' <igor.stoppa@nokia.com>
Subject: RE: [PATCH 0/9] OMAP2/3 SDRC/clock: control CORE M2 divider, clean up SDRC
Date: Tue, 8 Jul 2008 10:07:39 +0530 [thread overview]
Message-ID: <02aa01c8e0b4$5c09a450$68bf18ac@ent.ti.com> (raw)
In-Reply-To: <20080708025225.11646.55912.stgit@localhost.localdomain>
> -----Original Message-----
> From: Paul Walmsley [mailto:paul@pwsan.com]
> Sent: Tuesday, July 08, 2008 8:25 AM
> To: linux-omap@vger.kernel.org
> Cc: Rajendra Nayak; Igor Stoppa
> Subject: [PATCH 0/9] OMAP2/3 SDRC/clock: control CORE M2
> divider, clean up SDRC
>
> This patch series has three main objectives:
>
> - connect Rajendra Nayak's existing OMAP3 SRAM code for CORE DPLL M2
> divider reprogramming to the OMAP3 clock tree;
>
> - create a sane method to pass SDRAM timing parameters from board-*.c
> files into the SDRC, to allow optimal timing parameters to be set
> for a given clock rate;
>
> - clean up the existing OMAP2/3 SDRC code.
>
>
> A few notes:
>
> - The M2 divider switch does not seem to work consistently on the
> 3430SDP I use to test. In particular, the switch back to
> M2=1 results
> in a hung console.
SRAM being mapped as cacheable could be a possible reason for this.
>
> - Four SDRC rates are currently defined for the two SDRAM chip
> registers included in this patch set. The 165MHz and 83MHz rates
> are unusual and are intended to match the TI OPP rates set by the
> u-boot installation on the local 3430SDP. 133MHz and 66MHz rates
> are also present; per CDP 12.17, apparently these are used on Beagle
> and OMAP3EVM - not sure if these rates should also be derated
> slightly?
>
>
> The SDRAM timing parameter infrastructure is currently only used for
> OMAP3, but can be also extended to OMAP2 devices once information on
> the SDRAM parts used on those boards is available.
>
> Thanks to Rajendra Nayak <rnayak@ti.com> and Igor
> Stoppa <igor.stoppa@nokia.com> for finding some of the SDRAM
> datasheets for this patch set.
>
> Compile-tested for N800, 2430SDP, OMAP3430SDP, OMAP3EVM, OMAP3 Beagle.
> Runtime-tested on OMAP3430SDP ES2.
>
> If you have the debugfs set_rate patch, you can test the M2 divider
> code on OMAP3430SDP via:
>
> cd /debug/clock/virt_26m_ck/osc_sys_ck/sys_ck/dpll3_ck/dpll3_m2_ck
>
> # Switch to M2 = 2 (assuming DPLL3 at 331MHz)
> echo -n 165941176 > rate
>
> # Switch back to M2 = 1
> echo -n 331882352 > rate
>
>
> Signed-off-by: Paul Walmsley <paul@pwsan.com>
>
> ---
>
> size:
> text data bss dec hex filename
> 3404220 159104 108240 3671564 38060c vmlinux.3430sdp
> 3403080 159200 108208 3670488 3801d8 vmlinux.3430sdp.patched
>
> diffstat:
> arch/arm/mach-omap2/Makefile | 6 +
> arch/arm/mach-omap2/board-2430sdp.c | 2
> arch/arm/mach-omap2/board-3430sdp.c | 4
> arch/arm/mach-omap2/board-apollon.c | 2
> arch/arm/mach-omap2/board-generic.c | 2
> arch/arm/mach-omap2/board-h4.c | 2
> arch/arm/mach-omap2/board-ldp.c | 2
> arch/arm/mach-omap2/board-n800.c | 2
> arch/arm/mach-omap2/board-omap2evm.c | 2
> arch/arm/mach-omap2/board-omap3beagle.c | 4
> arch/arm/mach-omap2/board-omap3evm.c | 4
> arch/arm/mach-omap2/clock.c | 2
> arch/arm/mach-omap2/clock24xx.c | 25 +--
> arch/arm/mach-omap2/clock34xx.c | 68 +++++++-
> arch/arm/mach-omap2/clock34xx.h | 9 -
> arch/arm/mach-omap2/gpmc.c | 2
> arch/arm/mach-omap2/io.c | 8 -
> arch/arm/mach-omap2/memory.c | 179
> --------------------
> arch/arm/mach-omap2/memory.h | 43 -----
> arch/arm/mach-omap2/sdram-micron-mt46h32m32lf-6.h | 55 ++++++
> .../mach-omap2/sdram-qimonda-hyb18m512160af-6.h | 55 ++++++
> arch/arm/mach-omap2/sdrc.c | 93 ++++++++++
> arch/arm/mach-omap2/sdrc2xxx.c | 164
> ++++++++++++++++++
> arch/arm/mach-omap2/sram34xx.S | 84 +++------
> arch/arm/plat-omap/common.c | 2
> arch/arm/plat-omap/sram.c | 63 ++-----
> include/asm-arm/arch-omap/common.h | 2
> include/asm-arm/arch-omap/gpmc.h | 1
> include/asm-arm/arch-omap/io.h | 4
> include/asm-arm/arch-omap/sdrc.h | 64 ++++++-
> include/asm-arm/arch-omap/sram.h | 25 +--
> 31 files changed, 597 insertions(+), 383 deletions(-)
> delete mode 100644 arch/arm/mach-omap2/memory.c
> delete mode 100644 arch/arm/mach-omap2/memory.h
> create mode 100644 arch/arm/mach-omap2/sdram-micron-mt46h32m32lf-6.h
> create mode 100644
> arch/arm/mach-omap2/sdram-qimonda-hyb18m512160af-6.h
> create mode 100644 arch/arm/mach-omap2/sdrc.c
> create mode 100644 arch/arm/mach-omap2/sdrc2xxx.c
>
>
next prev parent reply other threads:[~2008-07-08 4:37 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2008-07-08 2:54 [PATCH 0/9] OMAP2/3 SDRC/clock: control CORE M2 divider, clean up SDRC Paul Walmsley
2008-07-08 2:54 ` [PATCH 1/9] OMAP2 SDRC: move mach-omap2/memory.h into include/asm-arm/arch-omap/sdrc.h Paul Walmsley
2008-07-08 2:54 ` [PATCH 2/9] OMAP2 SDRC: rename memory.c to sdrc2xxx.c Paul Walmsley
2008-07-08 2:54 ` [PATCH 3/9] OMAP2 SDRC: separate common OMAP2/3 code from OMAP2xxx code Paul Walmsley
2008-07-08 2:54 ` [PATCH 4/9] OMAP2 SDRC: add SDRAM timing parameter infrastructure Paul Walmsley
2008-07-08 2:54 ` [PATCH 5/9] OMAP2 SDRC: add timing data for Micron MT46H32M32LF-6 Paul Walmsley
2008-08-12 17:07 ` Steve Sakoman
2008-08-12 21:42 ` Paul Walmsley
2008-07-08 2:55 ` [PATCH 6/9] OMAP2 SDRC: add timing data for Qimonda HYB18M512160AF-6 Paul Walmsley
2008-07-08 2:55 ` [PATCH 7/9] OMAP3 SRAM: remove unused functions; rename remainder Paul Walmsley
2008-07-08 2:55 ` [PATCH 8/9] OMAP3 clock/SRAM: fix CORE DPLL M2 divider mask Paul Walmsley
2008-07-08 2:55 ` [PATCH 9/9] OMAP3 clock: add omap3_core_dpll_m2_set_rate() Paul Walmsley
2008-07-08 4:20 ` Paul Walmsley
2008-07-08 4:37 ` Rajendra Nayak [this message]
2008-07-08 22:12 ` [PATCH 0/9] OMAP2/3 SDRC/clock: control CORE M2 divider, clean up SDRC Paul Walmsley
2008-07-08 23:12 ` Woodruff, Richard
2008-07-08 23:46 ` Paul Walmsley
2008-07-08 23:55 ` Woodruff, Richard
2008-07-09 1:06 ` Paul Walmsley
2008-07-15 7:58 ` Paul Walmsley
2008-07-09 4:42 ` Rajendra Nayak
2008-08-05 12:13 ` Tony Lindgren
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='02aa01c8e0b4$5c09a450$68bf18ac@ent.ti.com' \
--to=rnayak@ti.com \
--cc=igor.stoppa@nokia.com \
--cc=linux-omap@vger.kernel.org \
--cc=paul@pwsan.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.