All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <05ba01cdfde0$ee4e6870$caeb3950$@samsung.com>

diff --git a/a/1.txt b/N1/1.txt
index ba417fe..b05d328 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -10,14 +10,14 @@ Prasanna Kumar wrote:
 > by power domain code.
 > Please refer below URL to know the background of this issue.
 > http://www.mail-archive.com/linux-samsung-
-> soc@vger.kernel.org/msg14347.html.
+> soc at vger.kernel.org/msg14347.html.
 > 
 > This patch set adds clock framework support for save and restore
 > clock register (CLK_SRC_TOP3)  for G-scaler and MFC power domains.
 > 
 > This patch set depends on
 > http://www.mail-archive.com/linux-samsung-
-> soc@vger.kernel.org/msg14648.html
+> soc at vger.kernel.org/msg14648.html
 > 
 > Prasanna Kumar (3):
 >   ARM: dts: exynos5: Add power domain clocks to pd node of Gscaler and
diff --git a/a/content_digest b/N1/content_digest
index c97e2a5..533b936 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,12 +1,8 @@
  "ref\01357736081-19390-1-git-send-email-prasanna.ps@samsung.com\0"
- "From\0Kukjin Kim <kgene.kim@samsung.com>\0"
- "Subject\0RE: [PATCH 0/3]  ARM:exynos5:power-domain: Save and restore CLK_TOP_SRC3 via clock framework.\0"
+ "From\0kgene.kim@samsung.com (Kukjin Kim)\0"
+ "Subject\0[PATCH 0/3]  ARM:exynos5:power-domain: Save and restore CLK_TOP_SRC3 via clock framework.\0"
  "Date\0Mon, 28 Jan 2013 21:24:35 -0800\0"
- "To\0'Prasanna Kumar' <prasanna.ps@samsung.com>"
-  linux-arm-kernel@lists.infradead.org
-  linux-samsung-soc@vger.kernel.org
-  t.figa@samsung.com
- " jhbird.choi@samsung.com\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "Prasanna Kumar wrote:\n"
@@ -21,14 +17,14 @@
  "> by power domain code.\n"
  "> Please refer below URL to know the background of this issue.\n"
  "> http://www.mail-archive.com/linux-samsung-\n"
- "> soc@vger.kernel.org/msg14347.html.\n"
+ "> soc at vger.kernel.org/msg14347.html.\n"
  "> \n"
  "> This patch set adds clock framework support for save and restore\n"
  "> clock register (CLK_SRC_TOP3)  for G-scaler and MFC power domains.\n"
  "> \n"
  "> This patch set depends on\n"
  "> http://www.mail-archive.com/linux-samsung-\n"
- "> soc@vger.kernel.org/msg14648.html\n"
+ "> soc at vger.kernel.org/msg14648.html\n"
  "> \n"
  "> Prasanna Kumar (3):\n"
  ">   ARM: dts: exynos5: Add power domain clocks to pd node of Gscaler and\n"
@@ -53,4 +49,4 @@
  "\n"
  - Kukjin
 
-991287ca7a4f355ef36eaeb7bfc4dd0f0621e86f50219ab462cce5ac7bb18e58
+fd283faa39d22f95358e57bbacdd715d7fc76093c14a085bad959b5b63bb8e14

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.