From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from out-178.mta0.migadu.com (out-178.mta0.migadu.com [91.218.175.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1AD7B22A4E9 for ; Fri, 13 Jun 2025 23:07:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.218.175.178 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749856052; cv=none; b=iwD1YxMfPkHlQZ/fwBGkdRU6L3UwI90Oxsso35JKisF8/JXCt1TG7GhbGCc0YbuuvhYvyJ3gKosnoZU5pPAakq6TWpr1T9WnBtc7rLYkK62IU6u0q2UXXQd8FUPm8pryp52D7EHV1i81ei7hfEbIWU2iHS9wNGg+YGc//707w2M= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749856052; c=relaxed/simple; bh=4ODlo4NCGapsyQT3x6q33ftK/BJIybrpczdYBg4zG+Q=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=jjqyPecsoekVW9Cbuk8Sg7C3qpzZutOK5Q4Fpd3zPa2AO1F8lBA9PKBcv2c/AlCm/ly6xay3a6UCLTA8DvpHRaK32Xs+EsD/ti2jJLl51HRovpg1nARfIH/d8B0pA/7WhAYJb2EMCAWMKINl1VbPa6RpURlx2iH0CjbTfWLMkZQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.dev; spf=pass smtp.mailfrom=linux.dev; dkim=pass (1024-bit key) header.d=linux.dev header.i=@linux.dev header.b=oaImb+BO; arc=none smtp.client-ip=91.218.175.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=linux.dev header.i=@linux.dev header.b="oaImb+BO" Message-ID: <0f968b01-b607-46a7-b712-dba4a1b63290@linux.dev> DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.dev; s=key1; t=1749856044; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=Qzh0q3kPhCowjX0P+3Cs7CCHVbnsaoKh1I97INlJ1oA=; b=oaImb+BOoyPj+TKewR04u7RSfMiPNudSQ+eYJR3N1hcJaFLm2ixS2ZsJVkTgytubIxs/Ao m+pXM5/By2yCbPsz7rnFYbS9ar6V1Fw2KTbvPc/qnn/b1wCVeSbVsg657C+uzi6wqjOjJU DNo9c2yvdYMuax/GwQBomIqznl5CEEw= Date: Fri, 13 Jun 2025 16:07:15 -0700 Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Subject: Re: [PATCH v5 12/23] irqchip: Add driver for the RPMI system MSI service group To: Anup Patel , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jassi Brar , Thomas Gleixner , "Rafael J . Wysocki" , Mika Westerberg , Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , =?UTF-8?Q?Uwe_Kleine-K=C3=B6nig?= Cc: Palmer Dabbelt , Paul Walmsley , Len Brown , Sunil V L , Rahul Pathak , Leyfoon Tan , Andrew Jones , Samuel Holland , Anup Patel , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org References: <20250611062238.636753-1-apatel@ventanamicro.com> <20250611062238.636753-13-apatel@ventanamicro.com> Content-Language: en-US X-Report-Abuse: Please report any abuse attempt to abuse@migadu.com and include these headers. From: Atish Patra In-Reply-To: <20250611062238.636753-13-apatel@ventanamicro.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit X-Migadu-Flow: FLOW_OUT On 6/10/25 11:22 PM, Anup Patel wrote: > The RPMI specification defines a system MSI service group which > allows application processors to receive MSIs upon system events > such as graceful shutdown/reboot request, CPU hotplug event, memory > hotplug event, etc. > > Add an irqchip driver for the RISC-V RPMI system MSI service group > to directly receive system MSIs in Linux kernel. > > Signed-off-by: Anup Patel > --- > drivers/irqchip/Kconfig | 7 + > drivers/irqchip/Makefile | 1 + > drivers/irqchip/irq-riscv-rpmi-sysmsi.c | 285 +++++++++++++++++++++ > include/linux/mailbox/riscv-rpmi-message.h | 13 + > 4 files changed, 306 insertions(+) > create mode 100644 drivers/irqchip/irq-riscv-rpmi-sysmsi.c > > diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig > index 0d196e447142..96bf6aa55681 100644 > --- a/drivers/irqchip/Kconfig > +++ b/drivers/irqchip/Kconfig > @@ -617,6 +617,13 @@ config RISCV_IMSIC > select GENERIC_MSI_IRQ > select IRQ_MSI_LIB > > +config RISCV_RPMI_SYSMSI > + bool > + depends on MAILBOX > + select IRQ_DOMAIN_HIERARCHY > + select GENERIC_MSI_IRQ > + default RISCV > + > config SIFIVE_PLIC > bool > depends on RISCV > diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile > index 23ca4959e6ce..4fd966aa78ab 100644 > --- a/drivers/irqchip/Makefile > +++ b/drivers/irqchip/Makefile > @@ -103,6 +103,7 @@ obj-$(CONFIG_RISCV_INTC) += irq-riscv-intc.o > obj-$(CONFIG_RISCV_APLIC) += irq-riscv-aplic-main.o irq-riscv-aplic-direct.o > obj-$(CONFIG_RISCV_APLIC_MSI) += irq-riscv-aplic-msi.o > obj-$(CONFIG_RISCV_IMSIC) += irq-riscv-imsic-state.o irq-riscv-imsic-early.o irq-riscv-imsic-platform.o > +obj-$(CONFIG_RISCV_RPMI_SYSMSI) += irq-riscv-rpmi-sysmsi.o > obj-$(CONFIG_SIFIVE_PLIC) += irq-sifive-plic.o > obj-$(CONFIG_STARFIVE_JH8100_INTC) += irq-starfive-jh8100-intc.o > obj-$(CONFIG_THEAD_C900_ACLINT_SSWI) += irq-thead-c900-aclint-sswi.o > diff --git a/drivers/irqchip/irq-riscv-rpmi-sysmsi.c b/drivers/irqchip/irq-riscv-rpmi-sysmsi.c > new file mode 100644 > index 000000000000..06f64936802a > --- /dev/null > +++ b/drivers/irqchip/irq-riscv-rpmi-sysmsi.c > @@ -0,0 +1,285 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* Copyright (C) 2025 Ventana Micro Systems Inc. */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +struct rpmi_sysmsi_get_attrs_rx { > + __le32 status; > + __le32 sys_num_msi; > + __le32 flag0; > + __le32 flag1; > +}; > + > +#define RPMI_SYSMSI_MSI_ATTRIBUTES_FLAG0_PREF_PRIV BIT(0) > + > +struct rpmi_sysmsi_set_msi_state_tx { > + __le32 sys_msi_index; > + __le32 sys_msi_state; > +}; > + > +struct rpmi_sysmsi_set_msi_state_rx { > + __le32 status; > +}; > + > +#define RPMI_SYSMSI_MSI_STATE_ENABLE BIT(0) > +#define RPMI_SYSMSI_MSI_STATE_PENDING BIT(1) > + > +struct rpmi_sysmsi_set_msi_target_tx { > + __le32 sys_msi_index; > + __le32 sys_msi_address_low; > + __le32 sys_msi_address_high; > + __le32 sys_msi_data; > +}; > + > +struct rpmi_sysmsi_set_msi_target_rx { > + __le32 status; > +}; > + > +struct rpmi_sysmsi_priv { > + struct device *dev; > + struct mbox_client client; > + struct mbox_chan *chan; > + u32 nr_irqs; > + u32 gsi_base; > +}; > + > +static int rpmi_sysmsi_get_num_msi(struct rpmi_sysmsi_priv *priv) > +{ > + struct rpmi_sysmsi_get_attrs_rx rx; > + struct rpmi_mbox_message msg; > + int ret; > + > + rpmi_mbox_init_send_with_response(&msg, RPMI_SYSMSI_SRV_GET_ATTRIBUTES, > + NULL, 0, &rx, sizeof(rx)); > + ret = rpmi_mbox_send_message(priv->chan, &msg); > + if (ret) > + return ret; > + if (rx.status) > + return rpmi_to_linux_error(le32_to_cpu(rx.status)); > + > + return le32_to_cpu(rx.sys_num_msi); > +} > + > +static int rpmi_sysmsi_set_msi_state(struct rpmi_sysmsi_priv *priv, > + u32 sys_msi_index, u32 sys_msi_state) > +{ > + struct rpmi_sysmsi_set_msi_state_tx tx; > + struct rpmi_sysmsi_set_msi_state_rx rx; > + struct rpmi_mbox_message msg; > + int ret; > + > + tx.sys_msi_index = cpu_to_le32(sys_msi_index); > + tx.sys_msi_state = cpu_to_le32(sys_msi_state); > + rpmi_mbox_init_send_with_response(&msg, RPMI_SYSMSI_SRV_SET_MSI_STATE, > + &tx, sizeof(tx), &rx, sizeof(rx)); > + ret = rpmi_mbox_send_message(priv->chan, &msg); > + if (ret) > + return ret; > + if (rx.status) > + return rpmi_to_linux_error(le32_to_cpu(rx.status)); > + > + return 0; > +} > + > +static int rpmi_sysmsi_set_msi_target(struct rpmi_sysmsi_priv *priv, > + u32 sys_msi_index, struct msi_msg *m) > +{ > + struct rpmi_sysmsi_set_msi_target_tx tx; > + struct rpmi_sysmsi_set_msi_target_rx rx; > + struct rpmi_mbox_message msg; > + int ret; > + > + tx.sys_msi_index = cpu_to_le32(sys_msi_index); > + tx.sys_msi_address_low = cpu_to_le32(m->address_lo); > + tx.sys_msi_address_high = cpu_to_le32(m->address_hi); > + tx.sys_msi_data = cpu_to_le32(m->data); > + rpmi_mbox_init_send_with_response(&msg, RPMI_SYSMSI_SRV_SET_MSI_TARGET, > + &tx, sizeof(tx), &rx, sizeof(rx)); > + ret = rpmi_mbox_send_message(priv->chan, &msg); > + if (ret) > + return ret; > + if (rx.status) > + return rpmi_to_linux_error(le32_to_cpu(rx.status)); > + > + return 0; > +} > + > +static void rpmi_sysmsi_irq_mask(struct irq_data *d) > +{ > + struct rpmi_sysmsi_priv *priv = irq_data_get_irq_chip_data(d); > + irq_hw_number_t hwirq = irqd_to_hwirq(d); > + int ret; > + > + ret = rpmi_sysmsi_set_msi_state(priv, hwirq, 0); > + if (ret) > + dev_warn(priv->dev, "Failed to mask hwirq %lu (error %d)\n", hwirq, ret); > + irq_chip_mask_parent(d); > +} > + > +static void rpmi_sysmsi_irq_unmask(struct irq_data *d) > +{ > + struct rpmi_sysmsi_priv *priv = irq_data_get_irq_chip_data(d); > + irq_hw_number_t hwirq = irqd_to_hwirq(d); > + int ret; > + > + irq_chip_unmask_parent(d); > + ret = rpmi_sysmsi_set_msi_state(priv, hwirq, RPMI_SYSMSI_MSI_STATE_ENABLE); > + if (ret) > + dev_warn(priv->dev, "Failed to unmask hwirq %lu (error %d)\n", hwirq, ret); > +} > + > +static void rpmi_sysmsi_write_msg(struct irq_data *d, struct msi_msg *msg) > +{ > + struct rpmi_sysmsi_priv *priv = irq_data_get_irq_chip_data(d); > + irq_hw_number_t hwirq = irqd_to_hwirq(d); > + int ret; > + > + /* For zeroed MSI, do nothing as of now */ > + if (!msg->address_hi && !msg->address_lo && !msg->data) > + return; > + > + ret = rpmi_sysmsi_set_msi_target(priv, hwirq, msg); > + if (ret) { > + dev_warn(priv->dev, "Failed to set target for hwirq %lu (error %d)\n", > + hwirq, ret); > + } > +} > + > +static void rpmi_sysmsi_set_desc(msi_alloc_info_t *arg, struct msi_desc *desc) > +{ > + arg->desc = desc; > + arg->hwirq = desc->data.icookie.value; > +} > + > +static int rpmi_sysmsi_translate(struct irq_domain *d, struct irq_fwspec *fwspec, > + unsigned long *hwirq, unsigned int *type) > +{ > + struct msi_domain_info *info = d->host_data; > + struct rpmi_sysmsi_priv *priv = info->data; > + > + if (WARN_ON(fwspec->param_count < 1)) > + return -EINVAL; > + > + /* For DT, gsi_base is always zero. */ > + *hwirq = fwspec->param[0] - priv->gsi_base; > + *type = IRQ_TYPE_NONE; Why do we set the type to IRQ_TYPE_NONE ? Either we shouldn't care about the type here  or edge type as it is only MSI driver. We also throw a warning for user if the any other irq type is passed in msi_translate call back. > + return 0; > +} > + > +static const struct msi_domain_template rpmi_sysmsi_template = { > + .chip = { > + .name = "RPMI-SYSMSI", > + .irq_mask = rpmi_sysmsi_irq_mask, > + .irq_unmask = rpmi_sysmsi_irq_unmask, > +#ifdef CONFIG_SMP > + .irq_set_affinity = irq_chip_set_affinity_parent, > +#endif > + .irq_write_msi_msg = rpmi_sysmsi_write_msg, > + .flags = IRQCHIP_SET_TYPE_MASKED | > + IRQCHIP_SKIP_SET_WAKE | > + IRQCHIP_MASK_ON_SUSPEND, > + }, > + > + .ops = { > + .set_desc = rpmi_sysmsi_set_desc, > + .msi_translate = rpmi_sysmsi_translate, > + }, > + > + .info = { > + .bus_token = DOMAIN_BUS_WIRED_TO_MSI, > + .flags = MSI_FLAG_USE_DEV_FWNODE, > + .handler = handle_simple_irq, > + .handler_name = "simple", > + }, > +}; > + > +static int rpmi_sysmsi_probe(struct platform_device *pdev) > +{ > + struct device *dev = &pdev->dev; > + struct rpmi_sysmsi_priv *priv; > + int rc; > + > + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); > + if (!priv) > + return -ENOMEM; > + priv->dev = dev; > + > + /* Setup mailbox client */ > + priv->client.dev = priv->dev; > + priv->client.rx_callback = NULL; > + priv->client.tx_block = false; > + priv->client.knows_txdone = true; > + priv->client.tx_tout = 0; > + > + /* Request mailbox channel */ > + priv->chan = mbox_request_channel(&priv->client, 0); > + if (IS_ERR(priv->chan)) > + return PTR_ERR(priv->chan); > + > + /* Get number of system MSIs */ > + rc = rpmi_sysmsi_get_num_msi(priv); > + if (rc < 1) { > + mbox_free_channel(priv->chan); > + if (rc) > + return dev_err_probe(dev, rc, "Failed to get number of system MSIs\n"); > + else > + return dev_err_probe(dev, -ENODEV, "No system MSIs found\n"); > + } > + priv->nr_irqs = rc; > + > + /* Set the device MSI domain if not available */ > + if (!dev_get_msi_domain(dev)) { > + /* > + * The device MSI domain for OF devices is only set at the > + * time of populating/creating OF device. If the device MSI > + * domain is discovered later after the OF device is created > + * then we need to set it explicitly before using any platform > + * MSI functions. > + */ > + if (dev_of_node(dev)) > + of_msi_configure(dev, dev_of_node(dev)); > + > + if (!dev_get_msi_domain(dev)) { > + mbox_free_channel(priv->chan); > + return -EPROBE_DEFER; > + } > + } > + > + if (!msi_create_device_irq_domain(dev, MSI_DEFAULT_DOMAIN, > + &rpmi_sysmsi_template, > + priv->nr_irqs, priv, priv)) { > + mbox_free_channel(priv->chan); > + return dev_err_probe(dev, -ENOMEM, "failed to create MSI irq domain\n"); > + } > + > + dev_info(dev, "%u system MSIs registered\n", priv->nr_irqs); > + return 0; > +} > + > +static const struct of_device_id rpmi_sysmsi_match[] = { > + { .compatible = "riscv,rpmi-system-msi" }, > + {} > +}; > + > +static struct platform_driver rpmi_sysmsi_driver = { > + .driver = { > + .name = "rpmi-sysmsi", > + .of_match_table = rpmi_sysmsi_match, > + }, > + .probe = rpmi_sysmsi_probe, > +}; > +builtin_platform_driver(rpmi_sysmsi_driver); > diff --git a/include/linux/mailbox/riscv-rpmi-message.h b/include/linux/mailbox/riscv-rpmi-message.h > index 476a2d64d972..06d2f8b38969 100644 > --- a/include/linux/mailbox/riscv-rpmi-message.h > +++ b/include/linux/mailbox/riscv-rpmi-message.h > @@ -91,6 +91,7 @@ static inline int rpmi_to_linux_error(int rpmi_error) > } > > /* RPMI service group IDs */ > +#define RPMI_SRVGRP_SYSTEM_MSI 0x00002 > #define RPMI_SRVGRP_CLOCK 0x00008 > > /* RPMI clock service IDs */ > @@ -106,6 +107,18 @@ enum rpmi_clock_service_id { > RPMI_CLK_SRV_ID_MAX_COUNT > }; > > +/* RPMI system MSI service IDs */ > +enum rpmi_sysmsi_service_id { > + RPMI_SYSMSI_SRV_ENABLE_NOTIFICATION = 0x01, > + RPMI_SYSMSI_SRV_GET_ATTRIBUTES = 0x02, > + RPMI_SYSMSI_SRV_GET_MSI_ATTRIBUTES = 0x03, > + RPMI_SYSMSI_SRV_SET_MSI_STATE = 0x04, > + RPMI_SYSMSI_SRV_GET_MSI_STATE = 0x05, > + RPMI_SYSMSI_SRV_SET_MSI_TARGET = 0x06, > + RPMI_SYSMSI_SRV_GET_MSI_TARGET = 0x07, > + RPMI_SYSMSI_SRV_ID_MAX_COUNT > +}; > + > /* RPMI Linux mailbox attribute IDs */ > enum rpmi_mbox_attribute_id { > RPMI_MBOX_ATTR_SPEC_VERSION, From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B581DC71135 for ; Fri, 13 Jun 2025 23:07:42 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:From:References:To:Subject:MIME-Version: Date:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Ef38GI5xg9N/hFHe0OvY+uCBhOeaQeWkIdxE6KelexE=; b=a7/0MbNQaJSa5M4/FBKucTbQ5D GIyCkdewIeCzRoBXtSXmANTpKESuXMGV6IrBd4tvIhW1kFJgj8AWfV/lc0onM0sHdMpgj7nrRNaki u2GXHTzFmUtzxR0LCENwlzDqPQdNvga/7tNfiAeUHXrqnbsDvyRmajHn1l2ZpTU8euEuTvDqEjnmE axnyRBKE7sa+S/TxlmTjtJWNi5zX84UyU6Wx28PV5FpcYZ7KXCMsvyi7k2rtjAVDHudnGH8kUuy1x nosp2pSdShkYE/A/WbSUADpjYkuxBpS62TXAGNvPi+Czx6tar+wtE/PM70ox50RKvnCovsvKMmMo1 1wUl7Icg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1uQDUj-00000000HUp-2n6a; Fri, 13 Jun 2025 23:07:33 +0000 Received: from out-186.mta0.migadu.com ([91.218.175.186]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1uQDUg-00000000HU1-1bpX for linux-riscv@lists.infradead.org; Fri, 13 Jun 2025 23:07:32 +0000 Message-ID: <0f968b01-b607-46a7-b712-dba4a1b63290@linux.dev> DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.dev; s=key1; t=1749856044; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=Qzh0q3kPhCowjX0P+3Cs7CCHVbnsaoKh1I97INlJ1oA=; b=oaImb+BOoyPj+TKewR04u7RSfMiPNudSQ+eYJR3N1hcJaFLm2ixS2ZsJVkTgytubIxs/Ao m+pXM5/By2yCbPsz7rnFYbS9ar6V1Fw2KTbvPc/qnn/b1wCVeSbVsg657C+uzi6wqjOjJU DNo9c2yvdYMuax/GwQBomIqznl5CEEw= Date: Fri, 13 Jun 2025 16:07:15 -0700 MIME-Version: 1.0 Subject: Re: [PATCH v5 12/23] irqchip: Add driver for the RPMI system MSI service group To: Anup Patel , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jassi Brar , Thomas Gleixner , "Rafael J . Wysocki" , Mika Westerberg , Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , =?UTF-8?Q?Uwe_Kleine-K=C3=B6nig?= References: <20250611062238.636753-1-apatel@ventanamicro.com> <20250611062238.636753-13-apatel@ventanamicro.com> Content-Language: en-US X-Report-Abuse: Please report any abuse attempt to abuse@migadu.com and include these headers. From: Atish Patra In-Reply-To: <20250611062238.636753-13-apatel@ventanamicro.com> X-Migadu-Flow: FLOW_OUT X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250613_160731_019436_4F65297F X-CRM114-Status: GOOD ( 35.73 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Andrew Jones , Leyfoon Tan , Anup Patel , linux-kernel@vger.kernel.org, Samuel Holland , Palmer Dabbelt , Paul Walmsley , linux-riscv@lists.infradead.org, Len Brown , linux-clk@vger.kernel.org, Rahul Pathak Content-Transfer-Encoding: base64 Content-Type: text/plain; charset="utf-8"; Format="flowed" Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Ck9uIDYvMTAvMjUgMTE6MjIgUE0sIEFudXAgUGF0ZWwgd3JvdGU6Cj4gVGhlIFJQTUkgc3BlY2lm aWNhdGlvbiBkZWZpbmVzIGEgc3lzdGVtIE1TSSBzZXJ2aWNlIGdyb3VwIHdoaWNoCj4gYWxsb3dz IGFwcGxpY2F0aW9uIHByb2Nlc3NvcnMgdG8gcmVjZWl2ZSBNU0lzIHVwb24gc3lzdGVtIGV2ZW50 cwo+IHN1Y2ggYXMgZ3JhY2VmdWwgc2h1dGRvd24vcmVib290IHJlcXVlc3QsIENQVSBob3RwbHVn IGV2ZW50LCBtZW1vcnkKPiBob3RwbHVnIGV2ZW50LCBldGMuCj4KPiBBZGQgYW4gaXJxY2hpcCBk cml2ZXIgZm9yIHRoZSBSSVNDLVYgUlBNSSBzeXN0ZW0gTVNJIHNlcnZpY2UgZ3JvdXAKPiB0byBk aXJlY3RseSByZWNlaXZlIHN5c3RlbSBNU0lzIGluIExpbnV4IGtlcm5lbC4KPgo+IFNpZ25lZC1v ZmYtYnk6IEFudXAgUGF0ZWwgPGFwYXRlbEB2ZW50YW5hbWljcm8uY29tPgo+IC0tLQo+ICAgZHJp dmVycy9pcnFjaGlwL0tjb25maWcgICAgICAgICAgICAgICAgICAgIHwgICA3ICsKPiAgIGRyaXZl cnMvaXJxY2hpcC9NYWtlZmlsZSAgICAgICAgICAgICAgICAgICB8ICAgMSArCj4gICBkcml2ZXJz L2lycWNoaXAvaXJxLXJpc2N2LXJwbWktc3lzbXNpLmMgICAgfCAyODUgKysrKysrKysrKysrKysr KysrKysrCj4gICBpbmNsdWRlL2xpbnV4L21haWxib3gvcmlzY3YtcnBtaS1tZXNzYWdlLmggfCAg MTMgKwo+ICAgNCBmaWxlcyBjaGFuZ2VkLCAzMDYgaW5zZXJ0aW9ucygrKQo+ICAgY3JlYXRlIG1v ZGUgMTAwNjQ0IGRyaXZlcnMvaXJxY2hpcC9pcnEtcmlzY3YtcnBtaS1zeXNtc2kuYwo+Cj4gZGlm ZiAtLWdpdCBhL2RyaXZlcnMvaXJxY2hpcC9LY29uZmlnIGIvZHJpdmVycy9pcnFjaGlwL0tjb25m aWcKPiBpbmRleCAwZDE5NmU0NDcxNDIuLjk2YmY2YWE1NTY4MSAxMDA2NDQKPiAtLS0gYS9kcml2 ZXJzL2lycWNoaXAvS2NvbmZpZwo+ICsrKyBiL2RyaXZlcnMvaXJxY2hpcC9LY29uZmlnCj4gQEAg LTYxNyw2ICs2MTcsMTMgQEAgY29uZmlnIFJJU0NWX0lNU0lDCj4gICAJc2VsZWN0IEdFTkVSSUNf TVNJX0lSUQo+ICAgCXNlbGVjdCBJUlFfTVNJX0xJQgo+ICAgCj4gK2NvbmZpZyBSSVNDVl9SUE1J X1NZU01TSQo+ICsJYm9vbAo+ICsJZGVwZW5kcyBvbiBNQUlMQk9YCj4gKwlzZWxlY3QgSVJRX0RP TUFJTl9ISUVSQVJDSFkKPiArCXNlbGVjdCBHRU5FUklDX01TSV9JUlEKPiArCWRlZmF1bHQgUklT Q1YKPiArCj4gICBjb25maWcgU0lGSVZFX1BMSUMKPiAgIAlib29sCj4gICAJZGVwZW5kcyBvbiBS SVNDVgo+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2lycWNoaXAvTWFrZWZpbGUgYi9kcml2ZXJzL2ly cWNoaXAvTWFrZWZpbGUKPiBpbmRleCAyM2NhNDk1OWU2Y2UuLjRmZDk2NmFhNzhhYiAxMDA2NDQK PiAtLS0gYS9kcml2ZXJzL2lycWNoaXAvTWFrZWZpbGUKPiArKysgYi9kcml2ZXJzL2lycWNoaXAv TWFrZWZpbGUKPiBAQCAtMTAzLDYgKzEwMyw3IEBAIG9iai0kKENPTkZJR19SSVNDVl9JTlRDKQkJ Kz0gaXJxLXJpc2N2LWludGMubwo+ICAgb2JqLSQoQ09ORklHX1JJU0NWX0FQTElDKQkJKz0gaXJx LXJpc2N2LWFwbGljLW1haW4ubyBpcnEtcmlzY3YtYXBsaWMtZGlyZWN0Lm8KPiAgIG9iai0kKENP TkZJR19SSVNDVl9BUExJQ19NU0kpCQkrPSBpcnEtcmlzY3YtYXBsaWMtbXNpLm8KPiAgIG9iai0k KENPTkZJR19SSVNDVl9JTVNJQykJCSs9IGlycS1yaXNjdi1pbXNpYy1zdGF0ZS5vIGlycS1yaXNj di1pbXNpYy1lYXJseS5vIGlycS1yaXNjdi1pbXNpYy1wbGF0Zm9ybS5vCj4gK29iai0kKENPTkZJ R19SSVNDVl9SUE1JX1NZU01TSSkJCSs9IGlycS1yaXNjdi1ycG1pLXN5c21zaS5vCj4gICBvYmot JChDT05GSUdfU0lGSVZFX1BMSUMpCQkrPSBpcnEtc2lmaXZlLXBsaWMubwo+ICAgb2JqLSQoQ09O RklHX1NUQVJGSVZFX0pIODEwMF9JTlRDKQkrPSBpcnEtc3RhcmZpdmUtamg4MTAwLWludGMubwo+ ICAgb2JqLSQoQ09ORklHX1RIRUFEX0M5MDBfQUNMSU5UX1NTV0kpCSs9IGlycS10aGVhZC1jOTAw LWFjbGludC1zc3dpLm8KPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9pcnFjaGlwL2lycS1yaXNjdi1y cG1pLXN5c21zaS5jIGIvZHJpdmVycy9pcnFjaGlwL2lycS1yaXNjdi1ycG1pLXN5c21zaS5jCj4g bmV3IGZpbGUgbW9kZSAxMDA2NDQKPiBpbmRleCAwMDAwMDAwMDAwMDAuLjA2ZjY0OTM2ODAyYQo+ IC0tLSAvZGV2L251bGwKPiArKysgYi9kcml2ZXJzL2lycWNoaXAvaXJxLXJpc2N2LXJwbWktc3lz bXNpLmMKPiBAQCAtMCwwICsxLDI4NSBAQAo+ICsvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjog R1BMLTIuMAo+ICsvKiBDb3B5cmlnaHQgKEMpIDIwMjUgVmVudGFuYSBNaWNybyBTeXN0ZW1zIElu Yy4gKi8KPiArCj4gKyNpbmNsdWRlIDxsaW51eC9iaXRzLmg+Cj4gKyNpbmNsdWRlIDxsaW51eC9i dWcuaD4KPiArI2luY2x1ZGUgPGxpbnV4L2RldmljZS5oPgo+ICsjaW5jbHVkZSA8bGludXgvZGV2 aWNlL2RldnJlcy5oPgo+ICsjaW5jbHVkZSA8bGludXgvZGV2X3ByaW50ay5oPgo+ICsjaW5jbHVk ZSA8bGludXgvZXJybm8uaD4KPiArI2luY2x1ZGUgPGxpbnV4L2lycS5oPgo+ICsjaW5jbHVkZSA8 bGludXgvaXJxZG9tYWluLmg+Cj4gKyNpbmNsdWRlIDxsaW51eC9tYWlsYm94X2NsaWVudC5oPgo+ ICsjaW5jbHVkZSA8bGludXgvbWFpbGJveC9yaXNjdi1ycG1pLW1lc3NhZ2UuaD4KPiArI2luY2x1 ZGUgPGxpbnV4L21vZHVsZS5oPgo+ICsjaW5jbHVkZSA8bGludXgvbXNpLmg+Cj4gKyNpbmNsdWRl IDxsaW51eC9vZl9pcnEuaD4KPiArI2luY2x1ZGUgPGxpbnV4L3BsYXRmb3JtX2RldmljZS5oPgo+ ICsjaW5jbHVkZSA8bGludXgvdHlwZXMuaD4KPiArCj4gK3N0cnVjdCBycG1pX3N5c21zaV9nZXRf YXR0cnNfcnggewo+ICsJX19sZTMyIHN0YXR1czsKPiArCV9fbGUzMiBzeXNfbnVtX21zaTsKPiAr CV9fbGUzMiBmbGFnMDsKPiArCV9fbGUzMiBmbGFnMTsKPiArfTsKPiArCj4gKyNkZWZpbmUgUlBN SV9TWVNNU0lfTVNJX0FUVFJJQlVURVNfRkxBRzBfUFJFRl9QUklWCUJJVCgwKQo+ICsKPiArc3Ry dWN0IHJwbWlfc3lzbXNpX3NldF9tc2lfc3RhdGVfdHggewo+ICsJX19sZTMyIHN5c19tc2lfaW5k ZXg7Cj4gKwlfX2xlMzIgc3lzX21zaV9zdGF0ZTsKPiArfTsKPiArCj4gK3N0cnVjdCBycG1pX3N5 c21zaV9zZXRfbXNpX3N0YXRlX3J4IHsKPiArCV9fbGUzMiBzdGF0dXM7Cj4gK307Cj4gKwo+ICsj ZGVmaW5lIFJQTUlfU1lTTVNJX01TSV9TVEFURV9FTkFCTEUJCQlCSVQoMCkKPiArI2RlZmluZSBS UE1JX1NZU01TSV9NU0lfU1RBVEVfUEVORElORwkJCUJJVCgxKQo+ICsKPiArc3RydWN0IHJwbWlf c3lzbXNpX3NldF9tc2lfdGFyZ2V0X3R4IHsKPiArCV9fbGUzMiBzeXNfbXNpX2luZGV4Owo+ICsJ X19sZTMyIHN5c19tc2lfYWRkcmVzc19sb3c7Cj4gKwlfX2xlMzIgc3lzX21zaV9hZGRyZXNzX2hp Z2g7Cj4gKwlfX2xlMzIgc3lzX21zaV9kYXRhOwo+ICt9Owo+ICsKPiArc3RydWN0IHJwbWlfc3lz bXNpX3NldF9tc2lfdGFyZ2V0X3J4IHsKPiArCV9fbGUzMiBzdGF0dXM7Cj4gK307Cj4gKwo+ICtz dHJ1Y3QgcnBtaV9zeXNtc2lfcHJpdiB7Cj4gKwlzdHJ1Y3QgZGV2aWNlCQkqZGV2Owo+ICsJc3Ry dWN0IG1ib3hfY2xpZW50CWNsaWVudDsKPiArCXN0cnVjdCBtYm94X2NoYW4JKmNoYW47Cj4gKwl1 MzIJCQlucl9pcnFzOwo+ICsJdTMyCQkJZ3NpX2Jhc2U7Cj4gK307Cj4gKwo+ICtzdGF0aWMgaW50 IHJwbWlfc3lzbXNpX2dldF9udW1fbXNpKHN0cnVjdCBycG1pX3N5c21zaV9wcml2ICpwcml2KQo+ ICt7Cj4gKwlzdHJ1Y3QgcnBtaV9zeXNtc2lfZ2V0X2F0dHJzX3J4IHJ4Owo+ICsJc3RydWN0IHJw bWlfbWJveF9tZXNzYWdlIG1zZzsKPiArCWludCByZXQ7Cj4gKwo+ICsJcnBtaV9tYm94X2luaXRf c2VuZF93aXRoX3Jlc3BvbnNlKCZtc2csIFJQTUlfU1lTTVNJX1NSVl9HRVRfQVRUUklCVVRFUywK PiArCQkJCQkgIE5VTEwsIDAsICZyeCwgc2l6ZW9mKHJ4KSk7Cj4gKwlyZXQgPSBycG1pX21ib3hf c2VuZF9tZXNzYWdlKHByaXYtPmNoYW4sICZtc2cpOwo+ICsJaWYgKHJldCkKPiArCQlyZXR1cm4g cmV0Owo+ICsJaWYgKHJ4LnN0YXR1cykKPiArCQlyZXR1cm4gcnBtaV90b19saW51eF9lcnJvcihs ZTMyX3RvX2NwdShyeC5zdGF0dXMpKTsKPiArCj4gKwlyZXR1cm4gbGUzMl90b19jcHUocnguc3lz X251bV9tc2kpOwo+ICt9Cj4gKwo+ICtzdGF0aWMgaW50IHJwbWlfc3lzbXNpX3NldF9tc2lfc3Rh dGUoc3RydWN0IHJwbWlfc3lzbXNpX3ByaXYgKnByaXYsCj4gKwkJCQkgICAgIHUzMiBzeXNfbXNp X2luZGV4LCB1MzIgc3lzX21zaV9zdGF0ZSkKPiArewo+ICsJc3RydWN0IHJwbWlfc3lzbXNpX3Nl dF9tc2lfc3RhdGVfdHggdHg7Cj4gKwlzdHJ1Y3QgcnBtaV9zeXNtc2lfc2V0X21zaV9zdGF0ZV9y eCByeDsKPiArCXN0cnVjdCBycG1pX21ib3hfbWVzc2FnZSBtc2c7Cj4gKwlpbnQgcmV0Owo+ICsK PiArCXR4LnN5c19tc2lfaW5kZXggPSBjcHVfdG9fbGUzMihzeXNfbXNpX2luZGV4KTsKPiArCXR4 LnN5c19tc2lfc3RhdGUgPSBjcHVfdG9fbGUzMihzeXNfbXNpX3N0YXRlKTsKPiArCXJwbWlfbWJv eF9pbml0X3NlbmRfd2l0aF9yZXNwb25zZSgmbXNnLCBSUE1JX1NZU01TSV9TUlZfU0VUX01TSV9T VEFURSwKPiArCQkJCQkgICZ0eCwgc2l6ZW9mKHR4KSwgJnJ4LCBzaXplb2YocngpKTsKPiArCXJl dCA9IHJwbWlfbWJveF9zZW5kX21lc3NhZ2UocHJpdi0+Y2hhbiwgJm1zZyk7Cj4gKwlpZiAocmV0 KQo+ICsJCXJldHVybiByZXQ7Cj4gKwlpZiAocnguc3RhdHVzKQo+ICsJCXJldHVybiBycG1pX3Rv X2xpbnV4X2Vycm9yKGxlMzJfdG9fY3B1KHJ4LnN0YXR1cykpOwo+ICsKPiArCXJldHVybiAwOwo+ ICt9Cj4gKwo+ICtzdGF0aWMgaW50IHJwbWlfc3lzbXNpX3NldF9tc2lfdGFyZ2V0KHN0cnVjdCBy cG1pX3N5c21zaV9wcml2ICpwcml2LAo+ICsJCQkJICAgICAgdTMyIHN5c19tc2lfaW5kZXgsIHN0 cnVjdCBtc2lfbXNnICptKQo+ICt7Cj4gKwlzdHJ1Y3QgcnBtaV9zeXNtc2lfc2V0X21zaV90YXJn ZXRfdHggdHg7Cj4gKwlzdHJ1Y3QgcnBtaV9zeXNtc2lfc2V0X21zaV90YXJnZXRfcnggcng7Cj4g KwlzdHJ1Y3QgcnBtaV9tYm94X21lc3NhZ2UgbXNnOwo+ICsJaW50IHJldDsKPiArCj4gKwl0eC5z eXNfbXNpX2luZGV4ID0gY3B1X3RvX2xlMzIoc3lzX21zaV9pbmRleCk7Cj4gKwl0eC5zeXNfbXNp X2FkZHJlc3NfbG93ID0gY3B1X3RvX2xlMzIobS0+YWRkcmVzc19sbyk7Cj4gKwl0eC5zeXNfbXNp X2FkZHJlc3NfaGlnaCA9IGNwdV90b19sZTMyKG0tPmFkZHJlc3NfaGkpOwo+ICsJdHguc3lzX21z aV9kYXRhID0gY3B1X3RvX2xlMzIobS0+ZGF0YSk7Cj4gKwlycG1pX21ib3hfaW5pdF9zZW5kX3dp dGhfcmVzcG9uc2UoJm1zZywgUlBNSV9TWVNNU0lfU1JWX1NFVF9NU0lfVEFSR0VULAo+ICsJCQkJ CSAgJnR4LCBzaXplb2YodHgpLCAmcngsIHNpemVvZihyeCkpOwo+ICsJcmV0ID0gcnBtaV9tYm94 X3NlbmRfbWVzc2FnZShwcml2LT5jaGFuLCAmbXNnKTsKPiArCWlmIChyZXQpCj4gKwkJcmV0dXJu IHJldDsKPiArCWlmIChyeC5zdGF0dXMpCj4gKwkJcmV0dXJuIHJwbWlfdG9fbGludXhfZXJyb3Io bGUzMl90b19jcHUocnguc3RhdHVzKSk7Cj4gKwo+ICsJcmV0dXJuIDA7Cj4gK30KPiArCj4gK3N0 YXRpYyB2b2lkIHJwbWlfc3lzbXNpX2lycV9tYXNrKHN0cnVjdCBpcnFfZGF0YSAqZCkKPiArewo+ ICsJc3RydWN0IHJwbWlfc3lzbXNpX3ByaXYgKnByaXYgPSBpcnFfZGF0YV9nZXRfaXJxX2NoaXBf ZGF0YShkKTsKPiArCWlycV9od19udW1iZXJfdCBod2lycSA9IGlycWRfdG9faHdpcnEoZCk7Cj4g KwlpbnQgcmV0Owo+ICsKPiArCXJldCA9IHJwbWlfc3lzbXNpX3NldF9tc2lfc3RhdGUocHJpdiwg aHdpcnEsIDApOwo+ICsJaWYgKHJldCkKPiArCQlkZXZfd2Fybihwcml2LT5kZXYsICJGYWlsZWQg dG8gbWFzayBod2lycSAlbHUgKGVycm9yICVkKVxuIiwgaHdpcnEsIHJldCk7Cj4gKwlpcnFfY2hp cF9tYXNrX3BhcmVudChkKTsKPiArfQo+ICsKPiArc3RhdGljIHZvaWQgcnBtaV9zeXNtc2lfaXJx X3VubWFzayhzdHJ1Y3QgaXJxX2RhdGEgKmQpCj4gK3sKPiArCXN0cnVjdCBycG1pX3N5c21zaV9w cml2ICpwcml2ID0gaXJxX2RhdGFfZ2V0X2lycV9jaGlwX2RhdGEoZCk7Cj4gKwlpcnFfaHdfbnVt YmVyX3QgaHdpcnEgPSBpcnFkX3RvX2h3aXJxKGQpOwo+ICsJaW50IHJldDsKPiArCj4gKwlpcnFf Y2hpcF91bm1hc2tfcGFyZW50KGQpOwo+ICsJcmV0ID0gcnBtaV9zeXNtc2lfc2V0X21zaV9zdGF0 ZShwcml2LCBod2lycSwgUlBNSV9TWVNNU0lfTVNJX1NUQVRFX0VOQUJMRSk7Cj4gKwlpZiAocmV0 KQo+ICsJCWRldl93YXJuKHByaXYtPmRldiwgIkZhaWxlZCB0byB1bm1hc2sgaHdpcnEgJWx1IChl cnJvciAlZClcbiIsIGh3aXJxLCByZXQpOwo+ICt9Cj4gKwo+ICtzdGF0aWMgdm9pZCBycG1pX3N5 c21zaV93cml0ZV9tc2coc3RydWN0IGlycV9kYXRhICpkLCBzdHJ1Y3QgbXNpX21zZyAqbXNnKQo+ ICt7Cj4gKwlzdHJ1Y3QgcnBtaV9zeXNtc2lfcHJpdiAqcHJpdiA9IGlycV9kYXRhX2dldF9pcnFf Y2hpcF9kYXRhKGQpOwo+ICsJaXJxX2h3X251bWJlcl90IGh3aXJxID0gaXJxZF90b19od2lycShk KTsKPiArCWludCByZXQ7Cj4gKwo+ICsJLyogRm9yIHplcm9lZCBNU0ksIGRvIG5vdGhpbmcgYXMg b2Ygbm93ICovCj4gKwlpZiAoIW1zZy0+YWRkcmVzc19oaSAmJiAhbXNnLT5hZGRyZXNzX2xvICYm ICFtc2ctPmRhdGEpCj4gKwkJcmV0dXJuOwo+ICsKPiArCXJldCA9IHJwbWlfc3lzbXNpX3NldF9t c2lfdGFyZ2V0KHByaXYsIGh3aXJxLCBtc2cpOwo+ICsJaWYgKHJldCkgewo+ICsJCWRldl93YXJu KHByaXYtPmRldiwgIkZhaWxlZCB0byBzZXQgdGFyZ2V0IGZvciBod2lycSAlbHUgKGVycm9yICVk KVxuIiwKPiArCQkJIGh3aXJxLCByZXQpOwo+ICsJfQo+ICt9Cj4gKwo+ICtzdGF0aWMgdm9pZCBy cG1pX3N5c21zaV9zZXRfZGVzYyhtc2lfYWxsb2NfaW5mb190ICphcmcsIHN0cnVjdCBtc2lfZGVz YyAqZGVzYykKPiArewo+ICsJYXJnLT5kZXNjID0gZGVzYzsKPiArCWFyZy0+aHdpcnEgPSBkZXNj LT5kYXRhLmljb29raWUudmFsdWU7Cj4gK30KPiArCj4gK3N0YXRpYyBpbnQgcnBtaV9zeXNtc2lf dHJhbnNsYXRlKHN0cnVjdCBpcnFfZG9tYWluICpkLCBzdHJ1Y3QgaXJxX2Z3c3BlYyAqZndzcGVj LAo+ICsJCQkJIHVuc2lnbmVkIGxvbmcgKmh3aXJxLCB1bnNpZ25lZCBpbnQgKnR5cGUpCj4gK3sK PiArCXN0cnVjdCBtc2lfZG9tYWluX2luZm8gKmluZm8gPSBkLT5ob3N0X2RhdGE7Cj4gKwlzdHJ1 Y3QgcnBtaV9zeXNtc2lfcHJpdiAqcHJpdiA9IGluZm8tPmRhdGE7Cj4gKwo+ICsJaWYgKFdBUk5f T04oZndzcGVjLT5wYXJhbV9jb3VudCA8IDEpKQo+ICsJCXJldHVybiAtRUlOVkFMOwo+ICsKPiAr CS8qIEZvciBEVCwgZ3NpX2Jhc2UgaXMgYWx3YXlzIHplcm8uICovCj4gKwkqaHdpcnEgPSBmd3Nw ZWMtPnBhcmFtWzBdIC0gcHJpdi0+Z3NpX2Jhc2U7Cj4gKwkqdHlwZSA9IElSUV9UWVBFX05PTkU7 CgpXaHkgZG8gd2Ugc2V0IHRoZSB0eXBlIHRvIElSUV9UWVBFX05PTkUgPwpFaXRoZXIgd2Ugc2hv dWxkbid0IGNhcmUgYWJvdXQgdGhlIHR5cGUgaGVyZcKgIG9yIGVkZ2UgdHlwZSBhcyBpdCBpcyBv bmx5IApNU0kgZHJpdmVyLgpXZSBhbHNvIHRocm93IGEgd2FybmluZyBmb3IgdXNlciBpZiB0aGUg YW55IG90aGVyIGlycSB0eXBlIGlzIHBhc3NlZCBpbiAKbXNpX3RyYW5zbGF0ZSBjYWxsIGJhY2su Cgo+ICsJcmV0dXJuIDA7Cj4gK30KPiArCj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgbXNpX2RvbWFp bl90ZW1wbGF0ZSBycG1pX3N5c21zaV90ZW1wbGF0ZSA9IHsKPiArCS5jaGlwID0gewo+ICsJCS5u YW1lCQkJPSAiUlBNSS1TWVNNU0kiLAo+ICsJCS5pcnFfbWFzawkJPSBycG1pX3N5c21zaV9pcnFf bWFzaywKPiArCQkuaXJxX3VubWFzawkJPSBycG1pX3N5c21zaV9pcnFfdW5tYXNrLAo+ICsjaWZk ZWYgQ09ORklHX1NNUAo+ICsJCS5pcnFfc2V0X2FmZmluaXR5CT0gaXJxX2NoaXBfc2V0X2FmZmlu aXR5X3BhcmVudCwKPiArI2VuZGlmCj4gKwkJLmlycV93cml0ZV9tc2lfbXNnCT0gcnBtaV9zeXNt c2lfd3JpdGVfbXNnLAo+ICsJCS5mbGFncwkJCT0gSVJRQ0hJUF9TRVRfVFlQRV9NQVNLRUQgfAo+ ICsJCQkJCSAgSVJRQ0hJUF9TS0lQX1NFVF9XQUtFIHwKPiArCQkJCQkgIElSUUNISVBfTUFTS19P Tl9TVVNQRU5ELAo+ICsJfSwKPiArCj4gKwkub3BzID0gewo+ICsJCS5zZXRfZGVzYwkJPSBycG1p X3N5c21zaV9zZXRfZGVzYywKPiArCQkubXNpX3RyYW5zbGF0ZQkJPSBycG1pX3N5c21zaV90cmFu c2xhdGUsCj4gKwl9LAo+ICsKPiArCS5pbmZvID0gewo+ICsJCS5idXNfdG9rZW4JCT0gRE9NQUlO X0JVU19XSVJFRF9UT19NU0ksCj4gKwkJLmZsYWdzCQkJPSBNU0lfRkxBR19VU0VfREVWX0ZXTk9E RSwKPiArCQkuaGFuZGxlcgkJPSBoYW5kbGVfc2ltcGxlX2lycSwKPiArCQkuaGFuZGxlcl9uYW1l CQk9ICJzaW1wbGUiLAo+ICsJfSwKPiArfTsKPiArCj4gK3N0YXRpYyBpbnQgcnBtaV9zeXNtc2lf cHJvYmUoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldikKPiArewo+ICsJc3RydWN0IGRldmlj ZSAqZGV2ID0gJnBkZXYtPmRldjsKPiArCXN0cnVjdCBycG1pX3N5c21zaV9wcml2ICpwcml2Owo+ ICsJaW50IHJjOwo+ICsKPiArCXByaXYgPSBkZXZtX2t6YWxsb2MoZGV2LCBzaXplb2YoKnByaXYp LCBHRlBfS0VSTkVMKTsKPiArCWlmICghcHJpdikKPiArCQlyZXR1cm4gLUVOT01FTTsKPiArCXBy aXYtPmRldiA9IGRldjsKPiArCj4gKwkvKiBTZXR1cCBtYWlsYm94IGNsaWVudCAqLwo+ICsJcHJp di0+Y2xpZW50LmRldgkJPSBwcml2LT5kZXY7Cj4gKwlwcml2LT5jbGllbnQucnhfY2FsbGJhY2sJ PSBOVUxMOwo+ICsJcHJpdi0+Y2xpZW50LnR4X2Jsb2NrCQk9IGZhbHNlOwo+ICsJcHJpdi0+Y2xp ZW50Lmtub3dzX3R4ZG9uZQk9IHRydWU7Cj4gKwlwcml2LT5jbGllbnQudHhfdG91dAkJPSAwOwo+ ICsKPiArCS8qIFJlcXVlc3QgbWFpbGJveCBjaGFubmVsICovCj4gKwlwcml2LT5jaGFuID0gbWJv eF9yZXF1ZXN0X2NoYW5uZWwoJnByaXYtPmNsaWVudCwgMCk7Cj4gKwlpZiAoSVNfRVJSKHByaXYt PmNoYW4pKQo+ICsJCXJldHVybiBQVFJfRVJSKHByaXYtPmNoYW4pOwo+ICsKPiArCS8qIEdldCBu dW1iZXIgb2Ygc3lzdGVtIE1TSXMgKi8KPiArCXJjID0gcnBtaV9zeXNtc2lfZ2V0X251bV9tc2ko cHJpdik7Cj4gKwlpZiAocmMgPCAxKSB7Cj4gKwkJbWJveF9mcmVlX2NoYW5uZWwocHJpdi0+Y2hh bik7Cj4gKwkJaWYgKHJjKQo+ICsJCQlyZXR1cm4gZGV2X2Vycl9wcm9iZShkZXYsIHJjLCAiRmFp bGVkIHRvIGdldCBudW1iZXIgb2Ygc3lzdGVtIE1TSXNcbiIpOwo+ICsJCWVsc2UKPiArCQkJcmV0 dXJuIGRldl9lcnJfcHJvYmUoZGV2LCAtRU5PREVWLCAiTm8gc3lzdGVtIE1TSXMgZm91bmRcbiIp Owo+ICsJfQo+ICsJcHJpdi0+bnJfaXJxcyA9IHJjOwo+ICsKPiArCS8qIFNldCB0aGUgZGV2aWNl IE1TSSBkb21haW4gaWYgbm90IGF2YWlsYWJsZSAqLwo+ICsJaWYgKCFkZXZfZ2V0X21zaV9kb21h aW4oZGV2KSkgewo+ICsJCS8qCj4gKwkJICogVGhlIGRldmljZSBNU0kgZG9tYWluIGZvciBPRiBk ZXZpY2VzIGlzIG9ubHkgc2V0IGF0IHRoZQo+ICsJCSAqIHRpbWUgb2YgcG9wdWxhdGluZy9jcmVh dGluZyBPRiBkZXZpY2UuIElmIHRoZSBkZXZpY2UgTVNJCj4gKwkJICogZG9tYWluIGlzIGRpc2Nv dmVyZWQgbGF0ZXIgYWZ0ZXIgdGhlIE9GIGRldmljZSBpcyBjcmVhdGVkCj4gKwkJICogdGhlbiB3 ZSBuZWVkIHRvIHNldCBpdCBleHBsaWNpdGx5IGJlZm9yZSB1c2luZyBhbnkgcGxhdGZvcm0KPiAr CQkgKiBNU0kgZnVuY3Rpb25zLgo+ICsJCSAqLwo+ICsJCWlmIChkZXZfb2Zfbm9kZShkZXYpKQo+ ICsJCQlvZl9tc2lfY29uZmlndXJlKGRldiwgZGV2X29mX25vZGUoZGV2KSk7Cj4gKwo+ICsJCWlm ICghZGV2X2dldF9tc2lfZG9tYWluKGRldikpIHsKPiArCQkJbWJveF9mcmVlX2NoYW5uZWwocHJp di0+Y2hhbik7Cj4gKwkJCXJldHVybiAtRVBST0JFX0RFRkVSOwo+ICsJCX0KPiArCX0KPiArCj4g KwlpZiAoIW1zaV9jcmVhdGVfZGV2aWNlX2lycV9kb21haW4oZGV2LCBNU0lfREVGQVVMVF9ET01B SU4sCj4gKwkJCQkJICAmcnBtaV9zeXNtc2lfdGVtcGxhdGUsCj4gKwkJCQkJICBwcml2LT5ucl9p cnFzLCBwcml2LCBwcml2KSkgewo+ICsJCW1ib3hfZnJlZV9jaGFubmVsKHByaXYtPmNoYW4pOwo+ ICsJCXJldHVybiBkZXZfZXJyX3Byb2JlKGRldiwgLUVOT01FTSwgImZhaWxlZCB0byBjcmVhdGUg TVNJIGlycSBkb21haW5cbiIpOwo+ICsJfQo+ICsKPiArCWRldl9pbmZvKGRldiwgIiV1IHN5c3Rl bSBNU0lzIHJlZ2lzdGVyZWRcbiIsIHByaXYtPm5yX2lycXMpOwo+ICsJcmV0dXJuIDA7Cj4gK30K PiArCj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3Qgb2ZfZGV2aWNlX2lkIHJwbWlfc3lzbXNpX21hdGNo W10gPSB7Cj4gKwl7IC5jb21wYXRpYmxlID0gInJpc2N2LHJwbWktc3lzdGVtLW1zaSIgfSwKPiAr CXt9Cj4gK307Cj4gKwo+ICtzdGF0aWMgc3RydWN0IHBsYXRmb3JtX2RyaXZlciBycG1pX3N5c21z aV9kcml2ZXIgPSB7Cj4gKwkuZHJpdmVyID0gewo+ICsJCS5uYW1lCQk9ICJycG1pLXN5c21zaSIs Cj4gKwkJLm9mX21hdGNoX3RhYmxlCT0gcnBtaV9zeXNtc2lfbWF0Y2gsCj4gKwl9LAo+ICsJLnBy b2JlID0gcnBtaV9zeXNtc2lfcHJvYmUsCj4gK307Cj4gK2J1aWx0aW5fcGxhdGZvcm1fZHJpdmVy KHJwbWlfc3lzbXNpX2RyaXZlcik7Cj4gZGlmZiAtLWdpdCBhL2luY2x1ZGUvbGludXgvbWFpbGJv eC9yaXNjdi1ycG1pLW1lc3NhZ2UuaCBiL2luY2x1ZGUvbGludXgvbWFpbGJveC9yaXNjdi1ycG1p LW1lc3NhZ2UuaAo+IGluZGV4IDQ3NmEyZDY0ZDk3Mi4uMDZkMmY4YjM4OTY5IDEwMDY0NAo+IC0t LSBhL2luY2x1ZGUvbGludXgvbWFpbGJveC9yaXNjdi1ycG1pLW1lc3NhZ2UuaAo+ICsrKyBiL2lu Y2x1ZGUvbGludXgvbWFpbGJveC9yaXNjdi1ycG1pLW1lc3NhZ2UuaAo+IEBAIC05MSw2ICs5MSw3 IEBAIHN0YXRpYyBpbmxpbmUgaW50IHJwbWlfdG9fbGludXhfZXJyb3IoaW50IHJwbWlfZXJyb3Ip Cj4gICB9Cj4gICAKPiAgIC8qIFJQTUkgc2VydmljZSBncm91cCBJRHMgKi8KPiArI2RlZmluZSBS UE1JX1NSVkdSUF9TWVNURU1fTVNJCQkweDAwMDAyCj4gICAjZGVmaW5lIFJQTUlfU1JWR1JQX0NM T0NLCQkweDAwMDA4Cj4gICAKPiAgIC8qIFJQTUkgY2xvY2sgc2VydmljZSBJRHMgKi8KPiBAQCAt MTA2LDYgKzEwNywxOCBAQCBlbnVtIHJwbWlfY2xvY2tfc2VydmljZV9pZCB7Cj4gICAJUlBNSV9D TEtfU1JWX0lEX01BWF9DT1VOVAo+ICAgfTsKPiAgIAo+ICsvKiBSUE1JIHN5c3RlbSBNU0kgc2Vy dmljZSBJRHMgKi8KPiArZW51bSBycG1pX3N5c21zaV9zZXJ2aWNlX2lkIHsKPiArCVJQTUlfU1lT TVNJX1NSVl9FTkFCTEVfTk9USUZJQ0FUSU9OID0gMHgwMSwKPiArCVJQTUlfU1lTTVNJX1NSVl9H RVRfQVRUUklCVVRFUyA9IDB4MDIsCj4gKwlSUE1JX1NZU01TSV9TUlZfR0VUX01TSV9BVFRSSUJV VEVTID0gMHgwMywKPiArCVJQTUlfU1lTTVNJX1NSVl9TRVRfTVNJX1NUQVRFID0gMHgwNCwKPiAr CVJQTUlfU1lTTVNJX1NSVl9HRVRfTVNJX1NUQVRFID0gMHgwNSwKPiArCVJQTUlfU1lTTVNJX1NS Vl9TRVRfTVNJX1RBUkdFVCA9IDB4MDYsCj4gKwlSUE1JX1NZU01TSV9TUlZfR0VUX01TSV9UQVJH RVQgPSAweDA3LAo+ICsJUlBNSV9TWVNNU0lfU1JWX0lEX01BWF9DT1VOVAo+ICt9Owo+ICsKPiAg IC8qIFJQTUkgTGludXggbWFpbGJveCBhdHRyaWJ1dGUgSURzICovCj4gICBlbnVtIHJwbWlfbWJv eF9hdHRyaWJ1dGVfaWQgewo+ICAgCVJQTUlfTUJPWF9BVFRSX1NQRUNfVkVSU0lPTiwKCl9fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpbnV4LXJpc2N2IG1h aWxpbmcgbGlzdApsaW51eC1yaXNjdkBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5p bmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtcmlzY3YK