From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 81F0EC5B543 for ; Sat, 7 Jun 2025 12:27:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type: Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date :Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=oLS1KFEltUOFGxNGj6XeO70K6kHeWgsxYD83o7TwBko=; b=tGwEnLuczBaP0LrBzL4ETq873n Glp+6NgYBPZIJm7s32pUgXx4ekF+9Y1T4wj/Vac1PgBEx1alJLmH6tu3RCltpERVw6M56MFaQ9dy7 XTMoYT/1ZJS76JQWimuSlXRUXsPTucy3rBh+t9l9VoK0tqeDbzrRO7KM563/Qc8GZzdHDr0KbhNmT WvOrRZUraHr3wyxeOYzBUJqibp6KuvlNVrCFDfE+NO2Sf8NcZJ8xl7geuCvhDG6UTIx/npMA9U+qW eBTIpsga0YsqVVv4V2iX6VFxwhZ2Vz+kPTWHPruhs/PHQAARFmZQ3jv1KPLMXOI1cihnEIDVdbp5E 7MEFg7bg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1uNsdc-00000001fNl-3c2y; Sat, 07 Jun 2025 12:27:04 +0000 Received: from gloria.sntech.de ([185.11.138.130]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1uNsbQ-00000001fH9-0ak9; Sat, 07 Jun 2025 12:24:49 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Type:Content-Transfer-Encoding:MIME-Version: References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID; bh=oLS1KFEltUOFGxNGj6XeO70K6kHeWgsxYD83o7TwBko=; b=vt3qx6Qr4XYNUfbW89rhyMhIHK RUsbuFW40hCFrw9qF7mmgY0m7xNo9YwcgAKicthWaEpFY9uhrdV1nQl5UckilstXJ9RkXaaqKVl0c dtsshpIjfiRZ8USENmNvKtqjOsR9M1CbJG/wGi1R+21+bnzuPx789C7DhxRN7nIrXe/ArMbEpysTd IZISLJXQsJwlhumSW8zTdRLDYqGP9PepWKUWFPnz3gbQu1asOKBKZvJPQJKUWq8/VOeQujsGMzfYl zLmm2V1p2WbbZwcTIWHSG5osyYRCJmRl9c8voR2hD1sEg7cN3sIEOnmKotN7APZKxIaFN+Gkt9CEa iOE4OwZQ==; Received: from i53875b1f.versanet.de ([83.135.91.31] helo=diego.localnet) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1uNsas-0001Lo-C8; Sat, 07 Jun 2025 14:24:14 +0200 From: Heiko =?UTF-8?B?U3TDvGJuZXI=?= To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Oded Gabbay , Jonathan Corbet , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Sumit Semwal , Christian =?UTF-8?B?S8O2bmln?= , Sebastian Reichel , Kever Yang , Robin Murphy , Daniel Stone , Da Xue , Jeff Hugo , Tomeu Vizoso , Nicolas Frattaroli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-doc@vger.kernel.org, linux-media@vger.kernel.org, linaro-mm-sig@lists.linaro.org, Tomeu Vizoso Subject: Re: [PATCH v7 10/10] arm64: dts: rockchip: enable NPU on ROCK 5B Date: Sat, 07 Jun 2025 14:24:12 +0200 Message-ID: <10540765.0AQdONaE2F@diego> In-Reply-To: <6946302.MhkbZ0Pkbq@workhorse> References: <20250606-6-10-rocket-v7-0-dc16cfe6fe4e@tomeuvizoso.net> <20250606-6-10-rocket-v7-10-dc16cfe6fe4e@tomeuvizoso.net> <6946302.MhkbZ0Pkbq@workhorse> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250607_052448_348270_3F904950 X-CRM114-Status: GOOD ( 31.59 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Am Freitag, 6. Juni 2025, 11:20:32 Mitteleurop=C3=A4ische Sommerzeit schrie= b Nicolas Frattaroli: > Hi Tomeu, >=20 > On Friday, 6 June 2025 08:28:30 Central European Summer Time Tomeu Vizoso= wrote: > > From: Nicolas Frattaroli > >=20 > > The NPU on the ROCK5B uses the same regulator for both the sram-supply > > and the npu's supply. Add this regulator, and enable all the NPU bits. > > Also add the regulator as a domain-supply to the pd_npu power domain. > >=20 > > Signed-off-by: Nicolas Frattaroli > > Signed-off-by: Tomeu Vizoso > > --- > > arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts | 56 +++++++++++++++++= ++++++++ > > 1 file changed, 56 insertions(+) > >=20 > > diff --git a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts b/arch/arm= 64/boot/dts/rockchip/rk3588-rock-5b.dts > > index d22068475c5dc6cb885f878f3f527a66edf1ba70..49500f7cbcb14af4919a6c1= 997e9e53a01d84973 100644 > > --- a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts > > +++ b/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts > > @@ -316,6 +316,28 @@ regulator-state-mem { > > }; > > }; > > =20 > > +&i2c1 { > > + pinctrl-names =3D "default"; > > + pinctrl-0 =3D <&i2c1m2_xfer>; > > + status =3D "okay"; > > + > > + vdd_npu_s0: regulator@42 { > > + compatible =3D "rockchip,rk8602"; > > + reg =3D <0x42>; > > + fcs,suspend-voltage-selector =3D <1>; > > + regulator-name =3D "vdd_npu_s0"; > > + regulator-boot-on; > > + regulator-min-microvolt =3D <550000>; > > + regulator-max-microvolt =3D <950000>; > > + regulator-ramp-delay =3D <2300>; > > + vin-supply =3D <&vcc5v0_sys>; > > + > > + regulator-state-mem { > > + regulator-off-in-suspend; > > + }; > > + }; > > +}; > > + > > &i2c6 { > > status =3D "okay"; > > =20 > > @@ -440,6 +462,10 @@ &pd_gpu { > > domain-supply =3D <&vdd_gpu_s0>; > > }; > > =20 > > +&pd_npu { > > + domain-supply =3D <&vdd_npu_s0>; > > +}; > > + > > &pinctrl { > > hdmirx { > > hdmirx_hpd: hdmirx-5v-detection { > > @@ -500,6 +526,36 @@ &pwm1 { > > status =3D "okay"; > > }; > > =20 > > +&rknn_core_top { > > + npu-supply =3D <&vdd_npu_s0>; > > + sram-supply =3D <&vdd_npu_s0>; > > + status =3D "okay"; > > +}; > > + > > +&rknn_core_1 { > > + npu-supply =3D <&vdd_npu_s0>; > > + sram-supply =3D <&vdd_npu_s0>; > > + status =3D "okay"; > > +}; > > + > > +&rknn_core_2 { > > + npu-supply =3D <&vdd_npu_s0>; > > + sram-supply =3D <&vdd_npu_s0>; > > + status =3D "okay"; > > +}; > > + > > +&rknn_mmu_top { > > + status =3D "okay"; > > +}; > > + > > +&rknn_mmu_1 { > > + status =3D "okay"; > > +}; > > + > > +&rknn_mmu_2 { > > + status =3D "okay"; > > +}; > > + > > &saradc { > > vref-supply =3D <&avcc_1v8_s0>; > > status =3D "okay"; > >=20 > >=20 >=20 > Feel free to replace this patch with the following, if your series is > based on linux-next or v6.16. It moves the enablement into the new > shared ROCK 5B/5B+ dtsi, and I've added a regulator-enable-ramp-delay > while I was at it because I've run into hard-to-reproduce problems > relating to it before that Heiko quickly identified and fixed in his > recent series[1] for basically all already present regulators. Remains > to be seen if the final patch lands in that form but this should make > it easier for people to try out as it means a bad luck roll for the > day won't make them run into as many weird issues. >=20 > [1]: https://lore.kernel.org/all/20250605185001.377055-1-heiko@sntech.de/ Reading that just now reminds me to point to=20 https://lore.kernel.org/lkml/20250606190418.478633-1-heiko@sntech.de/ As Chen Yu pointed out in the reply to v2, this is more a property of the regulator IC itself, so likely should go into the driver. So with a bit of luck after 6.16-rc1 all the fan53555 clones should use somewhat hardware-accurate enable-times. > From ff1c370a158f4340aa5dfa4ed5034e815e5371be Mon Sep 17 00:00:00 2001 > From: Nicolas Frattaroli > Date: Tue, 3 Jun 2025 17:03:10 +0200 > Subject: [PATCH] arm64: dts: rockchip: enable NPU on ROCK 5B/+ >=20 > The NPU on the ROCK5B uses the same regulator for both the sram-supply > and the npu's supply. Add this regulator, and enable all the NPU bits. > Also add the regulator as a domain-supply to the pd_npu power domain. >=20 > The 5B+'s regulator setup is identical to the 5B in this regard, so it > goes in the shared .dtsi. >=20 > Signed-off-by: Nicolas Frattaroli > --- > .../boot/dts/rockchip/rk3588-rock-5b.dtsi | 57 +++++++++++++++++++ > 1 file changed, 57 insertions(+) >=20 > diff --git a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dtsi b/arch/arm6= 4/boot/dts/rockchip/rk3588-rock-5b.dtsi > index 51e83f0ed809..5a20cc2555fb 100644 > --- a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dtsi > +++ b/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dtsi > @@ -332,6 +332,29 @@ regulator-state-mem { > }; > }; > =20 > +&i2c1 { > + pinctrl-names =3D "default"; > + pinctrl-0 =3D <&i2c1m2_xfer>; > + status =3D "okay"; > + > + vdd_npu_s0: regulator@42 { > + compatible =3D "rockchip,rk8602"; > + reg =3D <0x42>; > + fcs,suspend-voltage-selector =3D <1>; > + regulator-name =3D "vdd_npu_s0"; > + regulator-boot-on; > + regulator-enable-ramp-delay =3D <500>; > + regulator-min-microvolt =3D <550000>; > + regulator-max-microvolt =3D <950000>; > + regulator-ramp-delay =3D <2300>; > + vin-supply =3D <&vcc5v0_sys>; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > +}; > + > &i2c3 { I think your patch here has some other dependency still? Because in the rk3588-rock-5b.dtsi there is no i2c3 yet In torvalds' branch from _just now_ ;-) . Heiko > status =3D "okay"; > }; > @@ -521,6 +544,10 @@ &pd_gpu { > domain-supply =3D <&vdd_gpu_s0>; > }; > =20 > +&pd_npu { > + domain-supply =3D <&vdd_npu_s0>; > +}; > + > &pinctrl { > hdmirx { > hdmirx_hpd: hdmirx-5v-detection { > @@ -585,6 +612,36 @@ &pwm1 { > status =3D "okay"; > }; > =20 > +&rknn_core_top { > + npu-supply =3D <&vdd_npu_s0>; > + sram-supply =3D <&vdd_npu_s0>; > + status =3D "okay"; > +}; > + > +&rknn_core_1 { > + npu-supply =3D <&vdd_npu_s0>; > + sram-supply =3D <&vdd_npu_s0>; > + status =3D "okay"; > +}; > + > +&rknn_core_2 { > + npu-supply =3D <&vdd_npu_s0>; > + sram-supply =3D <&vdd_npu_s0>; > + status =3D "okay"; > +}; > + > +&rknn_mmu_top { > + status =3D "okay"; > +}; > + > +&rknn_mmu_1 { > + status =3D "okay"; > +}; > + > +&rknn_mmu_2 { > + status =3D "okay"; > +}; > + > &saradc { > vref-supply =3D <&avcc_1v8_s0>; > status =3D "okay"; >=20 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 14C8FC5B543 for ; Sat, 7 Jun 2025 12:27:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=AAW873QPKvXy8sn/OxLFm8Lgp+zV8yFSVqkvlo3rZ54=; b=3ui2lANs+woYmn VnE3YDSSWL3u9zSrK7V0ctHWc71f/hdk93SkmYs5fbtH++8KICADA9X3jr9nqKGqs2b6L2UGNgOSB qhxyT7I+aDqKnQzWbJJNbcq0PWO9YlqnHFgooP/dZtx3EhzrEZBTFiVPKNINxnqvw9jKhQ1Q0yWOP 5XZuLpcjSShfqlPoptGP4FRXTWtuYiYNExzMx55whMKUwS5foEVDluobimXdnt9cboSSGPXLpQXW3 iCPN3cs6TAPIfhZ6t/29d5cvlT8t79ChAyVWDXRSJsexZluutJ2o9dNCsBx6W0zTiaZfz87dd1hZ3 myHbYlq2NxPgq1z/TeiA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1uNsdd-00000001fNp-1aNE; Sat, 07 Jun 2025 12:27:05 +0000 Received: from gloria.sntech.de ([185.11.138.130]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1uNsbQ-00000001fH9-0ak9; Sat, 07 Jun 2025 12:24:49 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Type:Content-Transfer-Encoding:MIME-Version: References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID; bh=oLS1KFEltUOFGxNGj6XeO70K6kHeWgsxYD83o7TwBko=; b=vt3qx6Qr4XYNUfbW89rhyMhIHK RUsbuFW40hCFrw9qF7mmgY0m7xNo9YwcgAKicthWaEpFY9uhrdV1nQl5UckilstXJ9RkXaaqKVl0c dtsshpIjfiRZ8USENmNvKtqjOsR9M1CbJG/wGi1R+21+bnzuPx789C7DhxRN7nIrXe/ArMbEpysTd IZISLJXQsJwlhumSW8zTdRLDYqGP9PepWKUWFPnz3gbQu1asOKBKZvJPQJKUWq8/VOeQujsGMzfYl zLmm2V1p2WbbZwcTIWHSG5osyYRCJmRl9c8voR2hD1sEg7cN3sIEOnmKotN7APZKxIaFN+Gkt9CEa iOE4OwZQ==; Received: from i53875b1f.versanet.de ([83.135.91.31] helo=diego.localnet) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1uNsas-0001Lo-C8; Sat, 07 Jun 2025 14:24:14 +0200 From: Heiko =?UTF-8?B?U3TDvGJuZXI=?= To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Oded Gabbay , Jonathan Corbet , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Sumit Semwal , Christian =?UTF-8?B?S8O2bmln?= , Sebastian Reichel , Kever Yang , Robin Murphy , Daniel Stone , Da Xue , Jeff Hugo , Tomeu Vizoso , Nicolas Frattaroli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-doc@vger.kernel.org, linux-media@vger.kernel.org, linaro-mm-sig@lists.linaro.org, Tomeu Vizoso Subject: Re: [PATCH v7 10/10] arm64: dts: rockchip: enable NPU on ROCK 5B Date: Sat, 07 Jun 2025 14:24:12 +0200 Message-ID: <10540765.0AQdONaE2F@diego> In-Reply-To: <6946302.MhkbZ0Pkbq@workhorse> References: <20250606-6-10-rocket-v7-0-dc16cfe6fe4e@tomeuvizoso.net> <20250606-6-10-rocket-v7-10-dc16cfe6fe4e@tomeuvizoso.net> <6946302.MhkbZ0Pkbq@workhorse> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250607_052448_348270_3F904950 X-CRM114-Status: GOOD ( 31.59 ) X-BeenThere: linux-rockchip@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Upstream kernel work for Rockchip platforms List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+linux-rockchip=archiver.kernel.org@lists.infradead.org QW0gRnJlaXRhZywgNi4gSnVuaSAyMDI1LCAxMToyMDozMiBNaXR0ZWxldXJvcMOkaXNjaGUgU29t bWVyemVpdCBzY2hyaWViIE5pY29sYXMgRnJhdHRhcm9saToKPiBIaSBUb21ldSwKPiAKPiBPbiBG cmlkYXksIDYgSnVuZSAyMDI1IDA4OjI4OjMwIENlbnRyYWwgRXVyb3BlYW4gU3VtbWVyIFRpbWUg VG9tZXUgVml6b3NvIHdyb3RlOgo+ID4gRnJvbTogTmljb2xhcyBGcmF0dGFyb2xpIDxuaWNvbGFz LmZyYXR0YXJvbGlAY29sbGFib3JhLmNvbT4KPiA+IAo+ID4gVGhlIE5QVSBvbiB0aGUgUk9DSzVC IHVzZXMgdGhlIHNhbWUgcmVndWxhdG9yIGZvciBib3RoIHRoZSBzcmFtLXN1cHBseQo+ID4gYW5k IHRoZSBucHUncyBzdXBwbHkuIEFkZCB0aGlzIHJlZ3VsYXRvciwgYW5kIGVuYWJsZSBhbGwgdGhl IE5QVSBiaXRzLgo+ID4gQWxzbyBhZGQgdGhlIHJlZ3VsYXRvciBhcyBhIGRvbWFpbi1zdXBwbHkg dG8gdGhlIHBkX25wdSBwb3dlciBkb21haW4uCj4gPiAKPiA+IFNpZ25lZC1vZmYtYnk6IE5pY29s YXMgRnJhdHRhcm9saSA8bmljb2xhcy5mcmF0dGFyb2xpQGNvbGxhYm9yYS5jb20+Cj4gPiBTaWdu ZWQtb2ZmLWJ5OiBUb21ldSBWaXpvc28gPHRvbWV1QHRvbWV1dml6b3NvLm5ldD4KPiA+IC0tLQo+ ID4gIGFyY2gvYXJtNjQvYm9vdC9kdHMvcm9ja2NoaXAvcmszNTg4LXJvY2stNWIuZHRzIHwgNTYg KysrKysrKysrKysrKysrKysrKysrKysrKwo+ID4gIDEgZmlsZSBjaGFuZ2VkLCA1NiBpbnNlcnRp b25zKCspCj4gPiAKPiA+IGRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3JvY2tjaGlw L3JrMzU4OC1yb2NrLTViLmR0cyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcm9ja2NoaXAvcmszNTg4 LXJvY2stNWIuZHRzCj4gPiBpbmRleCBkMjIwNjg0NzVjNWRjNmNiODg1Zjg3OGYzZjUyN2E2NmVk ZjFiYTcwLi40OTUwMGY3Y2JjYjE0YWY0OTE5YTZjMTk5N2U5ZTUzYTAxZDg0OTczIDEwMDY0NAo+ ID4gLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9yb2NrY2hpcC9yazM1ODgtcm9jay01Yi5kdHMK PiA+ICsrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcm9ja2NoaXAvcmszNTg4LXJvY2stNWIuZHRz Cj4gPiBAQCAtMzE2LDYgKzMxNiwyOCBAQCByZWd1bGF0b3Itc3RhdGUtbWVtIHsKPiA+ICAJfTsK PiA+ICB9Owo+ID4gIAo+ID4gKyZpMmMxIHsKPiA+ICsJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0 IjsKPiA+ICsJcGluY3RybC0wID0gPCZpMmMxbTJfeGZlcj47Cj4gPiArCXN0YXR1cyA9ICJva2F5 IjsKPiA+ICsKPiA+ICsJdmRkX25wdV9zMDogcmVndWxhdG9yQDQyIHsKPiA+ICsJCWNvbXBhdGli bGUgPSAicm9ja2NoaXAscms4NjAyIjsKPiA+ICsJCXJlZyA9IDwweDQyPjsKPiA+ICsJCWZjcyxz dXNwZW5kLXZvbHRhZ2Utc2VsZWN0b3IgPSA8MT47Cj4gPiArCQlyZWd1bGF0b3ItbmFtZSA9ICJ2 ZGRfbnB1X3MwIjsKPiA+ICsJCXJlZ3VsYXRvci1ib290LW9uOwo+ID4gKwkJcmVndWxhdG9yLW1p bi1taWNyb3ZvbHQgPSA8NTUwMDAwPjsKPiA+ICsJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0g PDk1MDAwMD47Cj4gPiArCQlyZWd1bGF0b3ItcmFtcC1kZWxheSA9IDwyMzAwPjsKPiA+ICsJCXZp bi1zdXBwbHkgPSA8JnZjYzV2MF9zeXM+Owo+ID4gKwo+ID4gKwkJcmVndWxhdG9yLXN0YXRlLW1l bSB7Cj4gPiArCQkJcmVndWxhdG9yLW9mZi1pbi1zdXNwZW5kOwo+ID4gKwkJfTsKPiA+ICsJfTsK PiA+ICt9Owo+ID4gKwo+ID4gICZpMmM2IHsKPiA+ICAJc3RhdHVzID0gIm9rYXkiOwo+ID4gIAo+ ID4gQEAgLTQ0MCw2ICs0NjIsMTAgQEAgJnBkX2dwdSB7Cj4gPiAgCWRvbWFpbi1zdXBwbHkgPSA8 JnZkZF9ncHVfczA+Owo+ID4gIH07Cj4gPiAgCj4gPiArJnBkX25wdSB7Cj4gPiArCWRvbWFpbi1z dXBwbHkgPSA8JnZkZF9ucHVfczA+Owo+ID4gK307Cj4gPiArCj4gPiAgJnBpbmN0cmwgewo+ID4g IAloZG1pcnggewo+ID4gIAkJaGRtaXJ4X2hwZDogaGRtaXJ4LTV2LWRldGVjdGlvbiB7Cj4gPiBA QCAtNTAwLDYgKzUyNiwzNiBAQCAmcHdtMSB7Cj4gPiAgCXN0YXR1cyA9ICJva2F5IjsKPiA+ICB9 Owo+ID4gIAo+ID4gKyZya25uX2NvcmVfdG9wIHsKPiA+ICsJbnB1LXN1cHBseSA9IDwmdmRkX25w dV9zMD47Cj4gPiArCXNyYW0tc3VwcGx5ID0gPCZ2ZGRfbnB1X3MwPjsKPiA+ICsJc3RhdHVzID0g Im9rYXkiOwo+ID4gK307Cj4gPiArCj4gPiArJnJrbm5fY29yZV8xIHsKPiA+ICsJbnB1LXN1cHBs eSA9IDwmdmRkX25wdV9zMD47Cj4gPiArCXNyYW0tc3VwcGx5ID0gPCZ2ZGRfbnB1X3MwPjsKPiA+ ICsJc3RhdHVzID0gIm9rYXkiOwo+ID4gK307Cj4gPiArCj4gPiArJnJrbm5fY29yZV8yIHsKPiA+ ICsJbnB1LXN1cHBseSA9IDwmdmRkX25wdV9zMD47Cj4gPiArCXNyYW0tc3VwcGx5ID0gPCZ2ZGRf bnB1X3MwPjsKPiA+ICsJc3RhdHVzID0gIm9rYXkiOwo+ID4gK307Cj4gPiArCj4gPiArJnJrbm5f bW11X3RvcCB7Cj4gPiArCXN0YXR1cyA9ICJva2F5IjsKPiA+ICt9Owo+ID4gKwo+ID4gKyZya25u X21tdV8xIHsKPiA+ICsJc3RhdHVzID0gIm9rYXkiOwo+ID4gK307Cj4gPiArCj4gPiArJnJrbm5f bW11XzIgewo+ID4gKwlzdGF0dXMgPSAib2theSI7Cj4gPiArfTsKPiA+ICsKPiA+ICAmc2FyYWRj IHsKPiA+ICAJdnJlZi1zdXBwbHkgPSA8JmF2Y2NfMXY4X3MwPjsKPiA+ICAJc3RhdHVzID0gIm9r YXkiOwo+ID4gCj4gPiAKPiAKPiBGZWVsIGZyZWUgdG8gcmVwbGFjZSB0aGlzIHBhdGNoIHdpdGgg dGhlIGZvbGxvd2luZywgaWYgeW91ciBzZXJpZXMgaXMKPiBiYXNlZCBvbiBsaW51eC1uZXh0IG9y IHY2LjE2LiBJdCBtb3ZlcyB0aGUgZW5hYmxlbWVudCBpbnRvIHRoZSBuZXcKPiBzaGFyZWQgUk9D SyA1Qi81QisgZHRzaSwgYW5kIEkndmUgYWRkZWQgYSByZWd1bGF0b3ItZW5hYmxlLXJhbXAtZGVs YXkKPiB3aGlsZSBJIHdhcyBhdCBpdCBiZWNhdXNlIEkndmUgcnVuIGludG8gaGFyZC10by1yZXBy b2R1Y2UgcHJvYmxlbXMKPiByZWxhdGluZyB0byBpdCBiZWZvcmUgdGhhdCBIZWlrbyBxdWlja2x5 IGlkZW50aWZpZWQgYW5kIGZpeGVkIGluIGhpcwo+IHJlY2VudCBzZXJpZXNbMV0gZm9yIGJhc2lj YWxseSBhbGwgYWxyZWFkeSBwcmVzZW50IHJlZ3VsYXRvcnMuIFJlbWFpbnMKPiB0byBiZSBzZWVu IGlmIHRoZSBmaW5hbCBwYXRjaCBsYW5kcyBpbiB0aGF0IGZvcm0gYnV0IHRoaXMgc2hvdWxkIG1h a2UKPiBpdCBlYXNpZXIgZm9yIHBlb3BsZSB0byB0cnkgb3V0IGFzIGl0IG1lYW5zIGEgYmFkIGx1 Y2sgcm9sbCBmb3IgdGhlCj4gZGF5IHdvbid0IG1ha2UgdGhlbSBydW4gaW50byBhcyBtYW55IHdl aXJkIGlzc3Vlcy4KPiAKPiBbMV06IGh0dHBzOi8vbG9yZS5rZXJuZWwub3JnL2FsbC8yMDI1MDYw NTE4NTAwMS4zNzcwNTUtMS1oZWlrb0BzbnRlY2guZGUvCgpSZWFkaW5nIHRoYXQganVzdCBub3cg cmVtaW5kcyBtZSB0byBwb2ludCB0byAKaHR0cHM6Ly9sb3JlLmtlcm5lbC5vcmcvbGttbC8yMDI1 MDYwNjE5MDQxOC40Nzg2MzMtMS1oZWlrb0BzbnRlY2guZGUvCgpBcyBDaGVuIFl1IHBvaW50ZWQg b3V0IGluIHRoZSByZXBseSB0byB2MiwgdGhpcyBpcyBtb3JlIGEgcHJvcGVydHkgb2YgdGhlCnJl Z3VsYXRvciBJQyBpdHNlbGYsIHNvIGxpa2VseSBzaG91bGQgZ28gaW50byB0aGUgZHJpdmVyLgoK U28gd2l0aCBhIGJpdCBvZiBsdWNrIGFmdGVyIDYuMTYtcmMxIGFsbCB0aGUgZmFuNTM1NTUgY2xv bmVzIHNob3VsZCB1c2UKc29tZXdoYXQgaGFyZHdhcmUtYWNjdXJhdGUgZW5hYmxlLXRpbWVzLgoK Cj4gRnJvbSBmZjFjMzcwYTE1OGY0MzQwYWE1ZGZhNGVkNTAzNGU4MTVlNTM3MWJlIE1vbiBTZXAg MTcgMDA6MDA6MDAgMjAwMQo+IEZyb206IE5pY29sYXMgRnJhdHRhcm9saSA8bmljb2xhcy5mcmF0 dGFyb2xpQGNvbGxhYm9yYS5jb20+Cj4gRGF0ZTogVHVlLCAzIEp1biAyMDI1IDE3OjAzOjEwICsw MjAwCj4gU3ViamVjdDogW1BBVENIXSBhcm02NDogZHRzOiByb2NrY2hpcDogZW5hYmxlIE5QVSBv biBST0NLIDVCLysKPiAKPiBUaGUgTlBVIG9uIHRoZSBST0NLNUIgdXNlcyB0aGUgc2FtZSByZWd1 bGF0b3IgZm9yIGJvdGggdGhlIHNyYW0tc3VwcGx5Cj4gYW5kIHRoZSBucHUncyBzdXBwbHkuIEFk ZCB0aGlzIHJlZ3VsYXRvciwgYW5kIGVuYWJsZSBhbGwgdGhlIE5QVSBiaXRzLgo+IEFsc28gYWRk IHRoZSByZWd1bGF0b3IgYXMgYSBkb21haW4tc3VwcGx5IHRvIHRoZSBwZF9ucHUgcG93ZXIgZG9t YWluLgo+IAo+IFRoZSA1QisncyByZWd1bGF0b3Igc2V0dXAgaXMgaWRlbnRpY2FsIHRvIHRoZSA1 QiBpbiB0aGlzIHJlZ2FyZCwgc28gaXQKPiBnb2VzIGluIHRoZSBzaGFyZWQgLmR0c2kuCj4gCj4g U2lnbmVkLW9mZi1ieTogTmljb2xhcyBGcmF0dGFyb2xpIDxuaWNvbGFzLmZyYXR0YXJvbGlAY29s bGFib3JhLmNvbT4KPiAtLS0KPiAgLi4uL2Jvb3QvZHRzL3JvY2tjaGlwL3JrMzU4OC1yb2NrLTVi LmR0c2kgICAgIHwgNTcgKysrKysrKysrKysrKysrKysrKwo+ICAxIGZpbGUgY2hhbmdlZCwgNTcg aW5zZXJ0aW9ucygrKQo+IAo+IGRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3JvY2tj aGlwL3JrMzU4OC1yb2NrLTViLmR0c2kgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3JvY2tjaGlwL3Jr MzU4OC1yb2NrLTViLmR0c2kKPiBpbmRleCA1MWU4M2YwZWQ4MDkuLjVhMjBjYzI1NTVmYiAxMDA2 NDQKPiAtLS0gYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3JvY2tjaGlwL3JrMzU4OC1yb2NrLTViLmR0 c2kKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3JvY2tjaGlwL3JrMzU4OC1yb2NrLTViLmR0 c2kKPiBAQCAtMzMyLDYgKzMzMiwyOSBAQCByZWd1bGF0b3Itc3RhdGUtbWVtIHsKPiAgCX07Cj4g IH07Cj4gIAo+ICsmaTJjMSB7Cj4gKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGlu Y3RybC0wID0gPCZpMmMxbTJfeGZlcj47Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gKwo+ICsJdmRk X25wdV9zMDogcmVndWxhdG9yQDQyIHsKPiArCQljb21wYXRpYmxlID0gInJvY2tjaGlwLHJrODYw MiI7Cj4gKwkJcmVnID0gPDB4NDI+Owo+ICsJCWZjcyxzdXNwZW5kLXZvbHRhZ2Utc2VsZWN0b3Ig PSA8MT47Cj4gKwkJcmVndWxhdG9yLW5hbWUgPSAidmRkX25wdV9zMCI7Cj4gKwkJcmVndWxhdG9y LWJvb3Qtb247Cj4gKwkJcmVndWxhdG9yLWVuYWJsZS1yYW1wLWRlbGF5ID0gPDUwMD47Cj4gKwkJ cmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8NTUwMDAwPjsKPiArCQlyZWd1bGF0b3ItbWF4LW1p Y3Jvdm9sdCA9IDw5NTAwMDA+Owo+ICsJCXJlZ3VsYXRvci1yYW1wLWRlbGF5ID0gPDIzMDA+Owo+ ICsJCXZpbi1zdXBwbHkgPSA8JnZjYzV2MF9zeXM+Owo+ICsKPiArCQlyZWd1bGF0b3Itc3RhdGUt bWVtIHsKPiArCQkJcmVndWxhdG9yLW9mZi1pbi1zdXNwZW5kOwo+ICsJCX07Cj4gKwl9Owo+ICt9 Owo+ICsKPiAgJmkyYzMgewoKSSB0aGluayB5b3VyIHBhdGNoIGhlcmUgaGFzIHNvbWUgb3RoZXIg ZGVwZW5kZW5jeSBzdGlsbD8KQmVjYXVzZSBpbiB0aGUgcmszNTg4LXJvY2stNWIuZHRzaSB0aGVy ZSBpcyBubyBpMmMzIHlldApJbiB0b3J2YWxkcycgYnJhbmNoIGZyb20gX2p1c3Qgbm93XyA7LSkg LgoKCkhlaWtvCgo+ICAJc3RhdHVzID0gIm9rYXkiOwo+ICB9Owo+IEBAIC01MjEsNiArNTQ0LDEw IEBAICZwZF9ncHUgewo+ICAJZG9tYWluLXN1cHBseSA9IDwmdmRkX2dwdV9zMD47Cj4gIH07Cj4g IAo+ICsmcGRfbnB1IHsKPiArCWRvbWFpbi1zdXBwbHkgPSA8JnZkZF9ucHVfczA+Owo+ICt9Owo+ ICsKPiAgJnBpbmN0cmwgewo+ICAJaGRtaXJ4IHsKPiAgCQloZG1pcnhfaHBkOiBoZG1pcngtNXYt ZGV0ZWN0aW9uIHsKPiBAQCAtNTg1LDYgKzYxMiwzNiBAQCAmcHdtMSB7Cj4gIAlzdGF0dXMgPSAi b2theSI7Cj4gIH07Cj4gIAo+ICsmcmtubl9jb3JlX3RvcCB7Cj4gKwlucHUtc3VwcGx5ID0gPCZ2 ZGRfbnB1X3MwPjsKPiArCXNyYW0tc3VwcGx5ID0gPCZ2ZGRfbnB1X3MwPjsKPiArCXN0YXR1cyA9 ICJva2F5IjsKPiArfTsKPiArCj4gKyZya25uX2NvcmVfMSB7Cj4gKwlucHUtc3VwcGx5ID0gPCZ2 ZGRfbnB1X3MwPjsKPiArCXNyYW0tc3VwcGx5ID0gPCZ2ZGRfbnB1X3MwPjsKPiArCXN0YXR1cyA9 ICJva2F5IjsKPiArfTsKPiArCj4gKyZya25uX2NvcmVfMiB7Cj4gKwlucHUtc3VwcGx5ID0gPCZ2 ZGRfbnB1X3MwPjsKPiArCXNyYW0tc3VwcGx5ID0gPCZ2ZGRfbnB1X3MwPjsKPiArCXN0YXR1cyA9 ICJva2F5IjsKPiArfTsKPiArCj4gKyZya25uX21tdV90b3Agewo+ICsJc3RhdHVzID0gIm9rYXki Owo+ICt9Owo+ICsKPiArJnJrbm5fbW11XzEgewo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ ICsKPiArJnJrbm5fbW11XzIgewo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ICsKPiAgJnNh cmFkYyB7Cj4gIAl2cmVmLXN1cHBseSA9IDwmYXZjY18xdjhfczA+Owo+ICAJc3RhdHVzID0gIm9r YXkiOwo+IAoKCgoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fCkxpbnV4LXJvY2tjaGlwIG1haWxpbmcgbGlzdApMaW51eC1yb2NrY2hpcEBsaXN0cy5pbmZy YWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGlu dXgtcm9ja2NoaXAK