All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <10828625.vpMWUNiiRO@dabox>

diff --git a/a/1.txt b/N1/1.txt
index 089e5ee..e6b54c1 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -82,7 +82,7 @@ i would be nice to disable the FIQ IPI's dynamically if other uses are set.
 > exactly the same latencies as normal interrupts.
 Well the main difference i am after, is to have one interrupt which is not 
 masked in any way and which is as fast as the hardware can get (which on a 
-cortex a9 is depending on implementation between 500ns to a couple of ?s).
+cortex a9 is depending on implementation between 500ns to a couple of µs).
 
 > Second point: we have embraced FIQs where it is appropriate to do so,
 > but within the restrictions that FIQs present - that is, to keep them
diff --git a/a/content_digest b/N1/content_digest
index c9fbb5b..77358c4 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,10 +1,22 @@
  "ref\01415968543-29469-1-git-send-email-daniel.thompson@linaro.org\0"
  "ref\05910085.Y47hdorDAO@dabox\0"
  "ref\020141201150240.GF3836@n2100.arm.linux.org.uk\0"
- "From\0tim@krieglstein.org (Tim Sander)\0"
- "Subject\0[PATCH 3.18-rc3 v9 5/5] arm: smp: Handle ipi_cpu_backtrace() using FIQ (if available)\0"
+ "From\0Tim Sander <tim@krieglstein.org>\0"
+ "Subject\0Re: [PATCH 3.18-rc3 v9 5/5] arm: smp: Handle ipi_cpu_backtrace() using FIQ (if available)\0"
  "Date\0Fri, 05 Dec 2014 17:00:17 +0100\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Russell King - ARM Linux <linux@arm.linux.org.uk>"
+ " Thomas Gleixner <tglx@linutronix.de>\0"
+ "Cc\0Daniel Thompson <daniel.thompson@linaro.org>"
+  Jason Cooper <jason@lakedaemon.net>
+  linux-kernel@vger.kernel.org
+  linux-arm-kernel@lists.infradead.org
+  patches@linaro.org
+  linaro-kernel@lists.linaro.org
+  John Stultz <john.stultz@linaro.org>
+  Sumit Semwal <sumit.semwal@linaro.org>
+  Dirk Behme <dirk.behme@de.bosch.com>
+  Daniel Drake <drake@endlessm.com>
+ " Dmitry Pervushin <dpervushin@gmail.com>\0"
  "\00:1\0"
  "b\0"
  "Hi Russell, Thomas\n"
@@ -91,7 +103,7 @@
  "> exactly the same latencies as normal interrupts.\n"
  "Well the main difference i am after, is to have one interrupt which is not \n"
  "masked in any way and which is as fast as the hardware can get (which on a \n"
- "cortex a9 is depending on implementation between 500ns to a couple of ?s).\n"
+ "cortex a9 is depending on implementation between 500ns to a couple of \302\265s).\n"
  "\n"
  "> Second point: we have embraced FIQs where it is appropriate to do so,\n"
  "> but within the restrictions that FIQs present - that is, to keep them\n"
@@ -159,4 +171,4 @@
  "Best regards\n"
  Tim
 
-9a36447a38f8b1811df3ea7a8376664807e632dd9a29a83bb5761f74fab57669
+6763219f5a837c1e75bb525945455276cb2e5d712f86263361ed6e4b1dc4a483

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.