From: okukatla@codeaurora.org
To: Rob Herring <robh@kernel.org>
Cc: elder@linaro.org, bjorn.andersson@linaro.org,
seansw@qti.qualcomm.com, linux-kernel@vger.kernel.org,
georgi.djakov@linaro.org, devicetree@vger.kernel.org,
Georgi Djakov <djakov@kernel.org>,
linux-arm-msm@vger.kernel.org, sboyd@kernel.org,
sibis@codeaurora.org, Andy Gross <agross@kernel.org>,
evgreen@google.com, Rob Herring <robh+dt@kernel.org>,
linux-arm-msm-owner@vger.kernel.org, linux-pm@vger.kernel.org
Subject: Re: [V2 1/3] dt-bindings: interconnect: Add EPSS L3 DT binding on SC7280
Date: Wed, 02 Jun 2021 20:35:23 +0530 [thread overview]
Message-ID: <115d8e912d8c986c5a9689c080dfbe3d@codeaurora.org> (raw)
In-Reply-To: <1621392491.220233.1905257.nullmailer@robh.at.kernel.org>
On 2021-05-19 08:18, Rob Herring wrote:
> On Tue, 18 May 2021 23:04:00 +0530, Odelu Kukatla wrote:
>> Add Epoch Subsystem (EPSS) L3 interconnect provider binding on SC7280
>> SoCs.
>>
>> Signed-off-by: Odelu Kukatla <okukatla@codeaurora.org>
>> ---
>> .../devicetree/bindings/interconnect/qcom,osm-l3.yaml | 3
>> ++-
>> include/dt-bindings/interconnect/qcom,osm-l3.h | 10
>> +++++++++-
>> 2 files changed, 11 insertions(+), 2 deletions(-)
>>
>
> My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check'
> on your patch (DT_CHECKER_FLAGS is new in v5.13):
>
> yamllint warnings/errors:
>
> dtschema/dtc warnings/errors:
> /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.example.dt.yaml:
> interconnect@17d41000: reg: [[399773696, 5120]] is too short
> From schema:
> /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml
>
> See https://patchwork.ozlabs.org/patch/1480367
>
> This check can fail if there are any dependencies. The base for a patch
> series is generally the most recent rc1.
>
> If you already ran 'make dt_binding_check' and didn't see the above
> error(s), then make sure 'yamllint' is installed and dt-schema is up to
> date:
>
> pip3 install dtschema --upgrade
>
> Please check and re-submit.
Thanks Rob!.
I will address this in next revision.
next prev parent reply other threads:[~2021-06-02 15:05 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-18 17:33 [V2 0/3] Add L3 provider support for SC7280 Odelu Kukatla
2021-05-18 17:34 ` [V2 1/3] dt-bindings: interconnect: Add EPSS L3 DT binding on SC7280 Odelu Kukatla
2021-05-19 2:48 ` Rob Herring
2021-06-02 15:05 ` okukatla [this message]
2021-05-18 17:34 ` [V2 2/3] interconnect: qcom: Add EPSS L3 support " Odelu Kukatla
2021-05-18 17:34 ` [V2 3/3] arm64: dts: qcom: sc7280: Add EPSS L3 interconnect provider Odelu Kukatla
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=115d8e912d8c986c5a9689c080dfbe3d@codeaurora.org \
--to=okukatla@codeaurora.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=djakov@kernel.org \
--cc=elder@linaro.org \
--cc=evgreen@google.com \
--cc=georgi.djakov@linaro.org \
--cc=linux-arm-msm-owner@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=seansw@qti.qualcomm.com \
--cc=sibis@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.