From mboxrd@z Thu Jan  1 00:00:00 1970
From: Chris Wilson <chris@chris-wilson.co.uk>
Subject: Re: [PATCH 17/29] drm/i915: enable power wells on
	haswell init
Date: Fri, 13 Apr 2012 22:03:32 +0100
Message-ID: <1334351023_415839@CP5-2952>
References: <1334347745-11743-1-git-send-email-eugeni.dodonov@intel.com>
	<1334347745-11743-18-git-send-email-eugeni.dodonov@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from fireflyinternet.com (smtp.fireflyinternet.com [109.228.6.236])
	by gabe.freedesktop.org (Postfix) with ESMTP id C5EB69E960
	for <intel-gfx@lists.freedesktop.org>;
	Fri, 13 Apr 2012 14:03:50 -0700 (PDT)
In-Reply-To: <1334347745-11743-18-git-send-email-eugeni.dodonov@intel.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: intel-gfx@lists.freedesktop.org
Cc: Eugeni Dodonov <eugeni.dodonov@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

On Fri, 13 Apr 2012 17:08:53 -0300, Eugeni Dodonov <eugeni.dodonov@intel.com> wrote:
>  void intel_modeset_init(struct drm_device *dev)
>  {
>  	struct drm_i915_private *dev_priv = dev->dev_private;
> @@ -9652,6 +9680,9 @@ void intel_modeset_init(struct drm_device *dev)
>  
>  	intel_init_quirks(dev);
>  
> +	if (IS_HASWELL(dev))
> +		intel_init_power_wells(dev);
> +

Perform the gen checks in intel_init_power_wells() so that we keep the
initialisation sequence readable.
-Chris

-- 
Chris Wilson, Intel Open Source Technology Centre