All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <1345582058-2291-2-git-send-email-linux@prisktech.co.nz>

diff --git a/a/content_digest b/N1/content_digest
index 5c9779f..dc456c6 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,8 +1,28 @@
  "ref\01345582058-2291-1-git-send-email-linux@prisktech.co.nz\0"
  "From\0Tony Prisk <linux@prisktech.co.nz>\0"
  "Subject\0[PATCHv3 1/9] arm: vt8500: Add device tree files for VIA/Wondermedia SoC's\0"
- "Date\0Tue, 21 Aug 2012 20:47:30 +0000\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "Date\0Wed, 22 Aug 2012 08:47:30 +1200\0"
+ "To\0vt8500-wm8505-linux-kernel@googlegroup.com\0"
+ "Cc\0Alessandro Zummo <a.zummo@towertech.it>"
+  linux-fbdev@vger.kernel.org
+  Russell King <linux@arm.linux.org.uk>
+  Linus Walleij <linus.walleij@stericsson.com>
+  Arnd Bergmann <arnd@arndb.de>
+  Florian Tobias Schandinat <FlorianSchandinat@gmx.de>
+  Greg Kroah-Hartman <gregkh@linuxfoundation.org>
+  devicetree-discuss@lists.ozlabs.org
+  linux-usb@vger.kernel.org
+  linux-kernel@vger.kernel.org
+  Grant Likely <grant.likely@secretlab.ca>
+  Tony Prisk <linux@prisktech.co.nz>
+  Rob Herring <rob.herring@calxeda.com>
+  Rob Landley <rob@landley.net>
+  linux-serial@vger.kernel.org
+  rtc-linux@googlegroups.com
+  Stephen Warren <swarren@nvidia.com>
+  Mike Turquette <mturquette@ti.com>
+  linux-arm-kernel@lists.infradead.org
+ " Alan Cox <alan@linux.intel.com>\0"
  "\00:1\0"
  "b\0"
  "Add device tree files for VT8500, WM8505 and WM8650 SoC's and\n"
@@ -520,4 +540,4 @@
  "-- \n"
  1.7.9.5
 
-5e34949b91cc032c7bdf73dc8f7d983026588bc3d19e3265dbb9195325ecf7e5
+90d507562d3662a8c868a03c0de001d551ccd28c5cd6c5a1fb9844ed4ffc551d

diff --git a/a/1.txt b/N2/1.txt
index 7517503..6615ec9 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -80,80 +80,80 @@ index 0000000..78571d5
 +		ranges;
 +		interrupt-parent = <&intc>;
 +
-+		intc: interrupt-controller@d8140000 {
++		intc: interrupt-controller at d8140000 {
 +			compatible = "via,vt8500-intc";
 +			interrupt-controller;
 +			reg = <0xd8140000 0x10000>;
 +			#interrupt-cells = <1>;
 +		};
 +
-+		gpio: gpio-controller@d8110000 {
++		gpio: gpio-controller at d8110000 {
 +			compatible = "via,vt8500-gpio";
 +			gpio-controller;
 +			reg = <0xd8110000 0x10000>;
 +			#gpio-cells = <3>;
 +		};
 +
-+		pmc@d8130000 {
++		pmc at d8130000 {
 +			compatible = "via,vt8500-pmc";
 +			reg = <0xd8130000 0x1000>;
 +		};
 +
-+		timer@d8130100 {
++		timer at d8130100 {
 +			compatible = "via,vt8500-timer";
 +			reg = <0xd8130100 0x28>;
 +			interrupts = <36>;
 +		};
 +
-+		ehci@d8007900 {
++		ehci at d8007900 {
 +			compatible = "via,vt8500-ehci";
 +			reg = <0xd8007900 0x200>;
 +			interrupts = <43>;
 +		};
 +
-+		uhci@d8007b00 {
++		uhci at d8007b00 {
 +			compatible = "platform-uhci";
 +			reg = <0xd8007b00 0x200>;
 +			interrupts = <43>;
 +		};
 +
-+		fb@d800e400 {
++		fb at d800e400 {
 +			compatible = "via,vt8500-fb";
 +			reg = <0xd800e400 0x400>;
 +			interrupts = <12>;
 +			via,display = <&display>;
 +		};
 +
-+		ge_rops@d8050400 {
++		ge_rops at d8050400 {
 +			compatible = "wm,prizm-ge-rops";
 +			reg = <0xd8050400 0x100>;
 +		};
 +
-+		uart@d8200000 {
++		uart at d8200000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd8200000 0x1040>;
 +			interrupts = <32>;
 +		};
 +
-+		uart@d82b0000 {
++		uart at d82b0000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd82b0000 0x1040>;
 +			interrupts = <33>;
 +		};
 +
-+		uart@d8210000 {
++		uart at d8210000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd8210000 0x1040>;
 +			interrupts = <47>;
 +		};
 +
-+		uart@d82c0000 {
++		uart at d82c0000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd82c0000 0x1040>;
 +			interrupts = <50>;
 +		};
 +
-+		rtc@d8100000 {
++		rtc at d8100000 {
 +			compatible = "via,vt8500-rtc";
 +			reg = <0xd8100000 0x10000>;
 +			interrupts = <48>;
@@ -217,7 +217,7 @@ index 0000000..64a3d7f
 +	compatible = "wm,wm8505";
 +
 +	cpus {
-+		cpu@0 {
++		cpu at 0 {
 +			compatible = "arm,arm926ejs";
 +		};
 +	};
@@ -229,7 +229,7 @@ index 0000000..64a3d7f
 +		ranges;
 +		interrupt-parent = <&intc0>;
 +
-+		intc0: interrupt-controller@d8140000 {
++		intc0: interrupt-controller at d8140000 {
 +			compatible = "via,vt8500-intc";
 +			interrupt-controller;
 +			reg = <0xd8140000 0x10000>;
@@ -237,7 +237,7 @@ index 0000000..64a3d7f
 +		};
 +
 +		/* Secondary IC cascaded to intc0 */
-+		intc1: interrupt-controller@d8150000 {
++		intc1: interrupt-controller at d8150000 {
 +			compatible = "via,vt8500-intc";
 +			interrupt-controller;
 +			#interrupt-cells = <1>;
@@ -245,84 +245,84 @@ index 0000000..64a3d7f
 +			interrupts = <56 57 58 59 60 61 62 63>;
 +		};
 +
-+		gpio: gpio-controller@d8110000 {
++		gpio: gpio-controller at d8110000 {
 +			compatible = "wm,wm8505-gpio";
 +			gpio-controller;
 +			reg = <0xd8110000 0x10000>;
 +			#gpio-cells = <3>;
 +		};
 +
-+		pmc@d8130000 {
++		pmc at d8130000 {
 +			compatible = "via,vt8500-pmc";
 +			reg = <0xd8130000 0x1000>;
 +		};
 +
-+		timer@d8130100 {
++		timer at d8130100 {
 +			compatible = "via,vt8500-timer";
 +			reg = <0xd8130100 0x28>;
 +			interrupts = <36>;
 +		};
 +
-+		ehci@d8007100 {
++		ehci at d8007100 {
 +			compatible = "via,vt8500-ehci";
 +			reg = <0xd8007100 0x200>;
 +			interrupts = <43>;
 +		};
 +
-+		uhci@d8007300 {
++		uhci at d8007300 {
 +			compatible = "platform-uhci";
 +			reg = <0xd8007300 0x200>;
 +			interrupts = <43>;
 +		};
 +
-+		fb@d8050800 {
++		fb at d8050800 {
 +			compatible = "wm,wm8505-fb";
 +			reg = <0xd8050800 0x200>;
 +			via,display = <&display>;
 +		};
 +
-+		ge_rops@d8050400 {
++		ge_rops at d8050400 {
 +			compatible = "wm,prizm-ge-rops";
 +			reg = <0xd8050400 0x100>;
 +		};
 +
-+		uart@d8200000 {
++		uart at d8200000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd8200000 0x1040>;
 +			interrupts = <32>;
 +		};
 +
-+		uart@d82b0000 {
++		uart at d82b0000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd82b0000 0x1040>;
 +			interrupts = <33>;
 +		};
 +
-+		uart@d8210000 {
++		uart at d8210000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd8210000 0x1040>;
 +			interrupts = <47>;
 +		};
 +
-+		uart@d82c0000 {
++		uart at d82c0000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd82c0000 0x1040>;
 +			interrupts = <50>;
 +		};
 +
-+		uart@d8370000 {
++		uart at d8370000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd8370000 0x1040>;
 +			interrupts = <31>;
 +		};
 +
-+		uart@d8380000 {
++		uart at d8380000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd8380000 0x1040>;
 +			interrupts = <30>;
 +		};
 +
-+		rtc@d8100000 {
++		rtc at d8100000 {
 +			compatible = "via,vt8500-rtc";
 +			reg = <0xd8100000 0x10000>;
 +			interrupts = <48>;
@@ -392,7 +392,7 @@ index 0000000..e4ca840
 +		ranges;
 +		interrupt-parent = <&intc0>;
 +
-+		intc0: interrupt-controller@d8140000 {
++		intc0: interrupt-controller at d8140000 {
 +			compatible = "via,vt8500-intc";
 +			interrupt-controller;
 +			reg = <0xd8140000 0x10000>;
@@ -400,7 +400,7 @@ index 0000000..e4ca840
 +		};
 +
 +		/* Secondary IC cascaded to intc0 */
-+		intc1: interrupt-controller@d8150000 {
++		intc1: interrupt-controller at d8150000 {
 +			compatible = "via,vt8500-intc";
 +			interrupt-controller;
 +			#interrupt-cells = <1>;
@@ -408,14 +408,14 @@ index 0000000..e4ca840
 +			interrupts = <56 57 58 59 60 61 62 63>;
 +		};
 +
-+		gpio: gpio-controller@d8110000 {
++		gpio: gpio-controller at d8110000 {
 +			compatible = "wm,wm8650-gpio";
 +			gpio-controller;
 +			reg = <0xd8110000 0x10000>;
 +			#gpio-cells = <3>;
 +		};
 +
-+		pmc@d8130000 {
++		pmc at d8130000 {
 +			compatible = "via,vt8500-pmc";
 +			reg = <0xd8130000 0x1000>;
 +
@@ -462,48 +462,48 @@ index 0000000..e4ca840
 +			};
 +		};
 +
-+		timer@d8130100 {
++		timer at d8130100 {
 +			compatible = "via,vt8500-timer";
 +			reg = <0xd8130100 0x28>;
 +			interrupts = <36>;
 +		};
 +
-+		ehci@d8007900 {
++		ehci at d8007900 {
 +			compatible = "via,vt8500-ehci";
 +			reg = <0xd8007900 0x200>;
 +			interrupts = <43>;
 +		};
 +
-+		uhci@d8007b00 {
++		uhci at d8007b00 {
 +			compatible = "platform-uhci";
 +			reg = <0xd8007b00 0x200>;
 +			interrupts = <43>;
 +		};
 +
-+		fb@d8050800 {
++		fb at d8050800 {
 +			compatible = "wm,wm8505-fb";
 +			reg = <0xd8050800 0x200>;
 +			via,display = <&display>;
 +		};
 +
-+		ge_rops@d8050400 {
++		ge_rops at d8050400 {
 +			compatible = "wm,prizm-ge-rops";
 +			reg = <0xd8050400 0x100>;
 +		};
 +
-+		uart@d8200000 {
++		uart at d8200000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd8200000 0x1040>;
 +			interrupts = <32>;
 +		};
 +
-+		uart@d82b0000 {
++		uart at d82b0000 {
 +			compatible = "via,vt8500-uart";
 +			reg = <0xd82b0000 0x1040>;
 +			interrupts = <33>;
 +		};
 +
-+		rtc@d8100000 {
++		rtc at d8100000 {
 +			compatible = "via,vt8500-rtc";
 +			reg = <0xd8100000 0x10000>;
 +			interrupts = <48>;
diff --git a/a/content_digest b/N2/content_digest
index 5c9779f..b39eef1 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,7 +1,7 @@
  "ref\01345582058-2291-1-git-send-email-linux@prisktech.co.nz\0"
- "From\0Tony Prisk <linux@prisktech.co.nz>\0"
+ "From\0linux@prisktech.co.nz (Tony Prisk)\0"
  "Subject\0[PATCHv3 1/9] arm: vt8500: Add device tree files for VIA/Wondermedia SoC's\0"
- "Date\0Tue, 21 Aug 2012 20:47:30 +0000\0"
+ "Date\0Wed, 22 Aug 2012 08:47:30 +1200\0"
  "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
@@ -87,80 +87,80 @@
  "+\t\tranges;\n"
  "+\t\tinterrupt-parent = <&intc>;\n"
  "+\n"
- "+\t\tintc: interrupt-controller@d8140000 {\n"
+ "+\t\tintc: interrupt-controller at d8140000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-intc\";\n"
  "+\t\t\tinterrupt-controller;\n"
  "+\t\t\treg = <0xd8140000 0x10000>;\n"
  "+\t\t\t#interrupt-cells = <1>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tgpio: gpio-controller@d8110000 {\n"
+ "+\t\tgpio: gpio-controller at d8110000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-gpio\";\n"
  "+\t\t\tgpio-controller;\n"
  "+\t\t\treg = <0xd8110000 0x10000>;\n"
  "+\t\t\t#gpio-cells = <3>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tpmc@d8130000 {\n"
+ "+\t\tpmc at d8130000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-pmc\";\n"
  "+\t\t\treg = <0xd8130000 0x1000>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\ttimer@d8130100 {\n"
+ "+\t\ttimer at d8130100 {\n"
  "+\t\t\tcompatible = \"via,vt8500-timer\";\n"
  "+\t\t\treg = <0xd8130100 0x28>;\n"
  "+\t\t\tinterrupts = <36>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tehci@d8007900 {\n"
+ "+\t\tehci at d8007900 {\n"
  "+\t\t\tcompatible = \"via,vt8500-ehci\";\n"
  "+\t\t\treg = <0xd8007900 0x200>;\n"
  "+\t\t\tinterrupts = <43>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuhci@d8007b00 {\n"
+ "+\t\tuhci at d8007b00 {\n"
  "+\t\t\tcompatible = \"platform-uhci\";\n"
  "+\t\t\treg = <0xd8007b00 0x200>;\n"
  "+\t\t\tinterrupts = <43>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tfb@d800e400 {\n"
+ "+\t\tfb at d800e400 {\n"
  "+\t\t\tcompatible = \"via,vt8500-fb\";\n"
  "+\t\t\treg = <0xd800e400 0x400>;\n"
  "+\t\t\tinterrupts = <12>;\n"
  "+\t\t\tvia,display = <&display>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tge_rops@d8050400 {\n"
+ "+\t\tge_rops at d8050400 {\n"
  "+\t\t\tcompatible = \"wm,prizm-ge-rops\";\n"
  "+\t\t\treg = <0xd8050400 0x100>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d8200000 {\n"
+ "+\t\tuart at d8200000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd8200000 0x1040>;\n"
  "+\t\t\tinterrupts = <32>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d82b0000 {\n"
+ "+\t\tuart at d82b0000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd82b0000 0x1040>;\n"
  "+\t\t\tinterrupts = <33>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d8210000 {\n"
+ "+\t\tuart at d8210000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd8210000 0x1040>;\n"
  "+\t\t\tinterrupts = <47>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d82c0000 {\n"
+ "+\t\tuart at d82c0000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd82c0000 0x1040>;\n"
  "+\t\t\tinterrupts = <50>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\trtc@d8100000 {\n"
+ "+\t\trtc at d8100000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-rtc\";\n"
  "+\t\t\treg = <0xd8100000 0x10000>;\n"
  "+\t\t\tinterrupts = <48>;\n"
@@ -224,7 +224,7 @@
  "+\tcompatible = \"wm,wm8505\";\n"
  "+\n"
  "+\tcpus {\n"
- "+\t\tcpu@0 {\n"
+ "+\t\tcpu at 0 {\n"
  "+\t\t\tcompatible = \"arm,arm926ejs\";\n"
  "+\t\t};\n"
  "+\t};\n"
@@ -236,7 +236,7 @@
  "+\t\tranges;\n"
  "+\t\tinterrupt-parent = <&intc0>;\n"
  "+\n"
- "+\t\tintc0: interrupt-controller@d8140000 {\n"
+ "+\t\tintc0: interrupt-controller at d8140000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-intc\";\n"
  "+\t\t\tinterrupt-controller;\n"
  "+\t\t\treg = <0xd8140000 0x10000>;\n"
@@ -244,7 +244,7 @@
  "+\t\t};\n"
  "+\n"
  "+\t\t/* Secondary IC cascaded to intc0 */\n"
- "+\t\tintc1: interrupt-controller@d8150000 {\n"
+ "+\t\tintc1: interrupt-controller at d8150000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-intc\";\n"
  "+\t\t\tinterrupt-controller;\n"
  "+\t\t\t#interrupt-cells = <1>;\n"
@@ -252,84 +252,84 @@
  "+\t\t\tinterrupts = <56 57 58 59 60 61 62 63>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tgpio: gpio-controller@d8110000 {\n"
+ "+\t\tgpio: gpio-controller at d8110000 {\n"
  "+\t\t\tcompatible = \"wm,wm8505-gpio\";\n"
  "+\t\t\tgpio-controller;\n"
  "+\t\t\treg = <0xd8110000 0x10000>;\n"
  "+\t\t\t#gpio-cells = <3>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tpmc@d8130000 {\n"
+ "+\t\tpmc at d8130000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-pmc\";\n"
  "+\t\t\treg = <0xd8130000 0x1000>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\ttimer@d8130100 {\n"
+ "+\t\ttimer at d8130100 {\n"
  "+\t\t\tcompatible = \"via,vt8500-timer\";\n"
  "+\t\t\treg = <0xd8130100 0x28>;\n"
  "+\t\t\tinterrupts = <36>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tehci@d8007100 {\n"
+ "+\t\tehci at d8007100 {\n"
  "+\t\t\tcompatible = \"via,vt8500-ehci\";\n"
  "+\t\t\treg = <0xd8007100 0x200>;\n"
  "+\t\t\tinterrupts = <43>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuhci@d8007300 {\n"
+ "+\t\tuhci at d8007300 {\n"
  "+\t\t\tcompatible = \"platform-uhci\";\n"
  "+\t\t\treg = <0xd8007300 0x200>;\n"
  "+\t\t\tinterrupts = <43>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tfb@d8050800 {\n"
+ "+\t\tfb at d8050800 {\n"
  "+\t\t\tcompatible = \"wm,wm8505-fb\";\n"
  "+\t\t\treg = <0xd8050800 0x200>;\n"
  "+\t\t\tvia,display = <&display>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tge_rops@d8050400 {\n"
+ "+\t\tge_rops at d8050400 {\n"
  "+\t\t\tcompatible = \"wm,prizm-ge-rops\";\n"
  "+\t\t\treg = <0xd8050400 0x100>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d8200000 {\n"
+ "+\t\tuart at d8200000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd8200000 0x1040>;\n"
  "+\t\t\tinterrupts = <32>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d82b0000 {\n"
+ "+\t\tuart at d82b0000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd82b0000 0x1040>;\n"
  "+\t\t\tinterrupts = <33>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d8210000 {\n"
+ "+\t\tuart at d8210000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd8210000 0x1040>;\n"
  "+\t\t\tinterrupts = <47>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d82c0000 {\n"
+ "+\t\tuart at d82c0000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd82c0000 0x1040>;\n"
  "+\t\t\tinterrupts = <50>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d8370000 {\n"
+ "+\t\tuart at d8370000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd8370000 0x1040>;\n"
  "+\t\t\tinterrupts = <31>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d8380000 {\n"
+ "+\t\tuart at d8380000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd8380000 0x1040>;\n"
  "+\t\t\tinterrupts = <30>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\trtc@d8100000 {\n"
+ "+\t\trtc at d8100000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-rtc\";\n"
  "+\t\t\treg = <0xd8100000 0x10000>;\n"
  "+\t\t\tinterrupts = <48>;\n"
@@ -399,7 +399,7 @@
  "+\t\tranges;\n"
  "+\t\tinterrupt-parent = <&intc0>;\n"
  "+\n"
- "+\t\tintc0: interrupt-controller@d8140000 {\n"
+ "+\t\tintc0: interrupt-controller at d8140000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-intc\";\n"
  "+\t\t\tinterrupt-controller;\n"
  "+\t\t\treg = <0xd8140000 0x10000>;\n"
@@ -407,7 +407,7 @@
  "+\t\t};\n"
  "+\n"
  "+\t\t/* Secondary IC cascaded to intc0 */\n"
- "+\t\tintc1: interrupt-controller@d8150000 {\n"
+ "+\t\tintc1: interrupt-controller at d8150000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-intc\";\n"
  "+\t\t\tinterrupt-controller;\n"
  "+\t\t\t#interrupt-cells = <1>;\n"
@@ -415,14 +415,14 @@
  "+\t\t\tinterrupts = <56 57 58 59 60 61 62 63>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tgpio: gpio-controller@d8110000 {\n"
+ "+\t\tgpio: gpio-controller at d8110000 {\n"
  "+\t\t\tcompatible = \"wm,wm8650-gpio\";\n"
  "+\t\t\tgpio-controller;\n"
  "+\t\t\treg = <0xd8110000 0x10000>;\n"
  "+\t\t\t#gpio-cells = <3>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tpmc@d8130000 {\n"
+ "+\t\tpmc at d8130000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-pmc\";\n"
  "+\t\t\treg = <0xd8130000 0x1000>;\n"
  "+\n"
@@ -469,48 +469,48 @@
  "+\t\t\t};\n"
  "+\t\t};\n"
  "+\n"
- "+\t\ttimer@d8130100 {\n"
+ "+\t\ttimer at d8130100 {\n"
  "+\t\t\tcompatible = \"via,vt8500-timer\";\n"
  "+\t\t\treg = <0xd8130100 0x28>;\n"
  "+\t\t\tinterrupts = <36>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tehci@d8007900 {\n"
+ "+\t\tehci at d8007900 {\n"
  "+\t\t\tcompatible = \"via,vt8500-ehci\";\n"
  "+\t\t\treg = <0xd8007900 0x200>;\n"
  "+\t\t\tinterrupts = <43>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuhci@d8007b00 {\n"
+ "+\t\tuhci at d8007b00 {\n"
  "+\t\t\tcompatible = \"platform-uhci\";\n"
  "+\t\t\treg = <0xd8007b00 0x200>;\n"
  "+\t\t\tinterrupts = <43>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tfb@d8050800 {\n"
+ "+\t\tfb at d8050800 {\n"
  "+\t\t\tcompatible = \"wm,wm8505-fb\";\n"
  "+\t\t\treg = <0xd8050800 0x200>;\n"
  "+\t\t\tvia,display = <&display>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tge_rops@d8050400 {\n"
+ "+\t\tge_rops at d8050400 {\n"
  "+\t\t\tcompatible = \"wm,prizm-ge-rops\";\n"
  "+\t\t\treg = <0xd8050400 0x100>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d8200000 {\n"
+ "+\t\tuart at d8200000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd8200000 0x1040>;\n"
  "+\t\t\tinterrupts = <32>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\tuart@d82b0000 {\n"
+ "+\t\tuart at d82b0000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-uart\";\n"
  "+\t\t\treg = <0xd82b0000 0x1040>;\n"
  "+\t\t\tinterrupts = <33>;\n"
  "+\t\t};\n"
  "+\n"
- "+\t\trtc@d8100000 {\n"
+ "+\t\trtc at d8100000 {\n"
  "+\t\t\tcompatible = \"via,vt8500-rtc\";\n"
  "+\t\t\treg = <0xd8100000 0x10000>;\n"
  "+\t\t\tinterrupts = <48>;\n"
@@ -520,4 +520,4 @@
  "-- \n"
  1.7.9.5
 
-5e34949b91cc032c7bdf73dc8f7d983026588bc3d19e3265dbb9195325ecf7e5
+9c8fb092bf1b9c2161484e1f1be48caa1731d96bbdc9752735f1964332db2679

diff --git a/a/content_digest b/N3/content_digest
index 5c9779f..77dc366 100644
--- a/a/content_digest
+++ b/N3/content_digest
@@ -1,8 +1,28 @@
  "ref\01345582058-2291-1-git-send-email-linux@prisktech.co.nz\0"
  "From\0Tony Prisk <linux@prisktech.co.nz>\0"
  "Subject\0[PATCHv3 1/9] arm: vt8500: Add device tree files for VIA/Wondermedia SoC's\0"
- "Date\0Tue, 21 Aug 2012 20:47:30 +0000\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "Date\0Wed, 22 Aug 2012 08:47:30 +1200\0"
+ "To\0vt8500-wm8505-linux-kernel@googlegroup.com\0"
+ "Cc\0Tony Prisk <linux@prisktech.co.nz>"
+  Russell King <linux@arm.linux.org.uk>
+  Alessandro Zummo <a.zummo@towertech.it>
+  Alan Cox <alan@linux.intel.com>
+  Greg Kroah-Hartman <gregkh@linuxfoundation.org>
+  Florian Tobias Schandinat <FlorianSchandinat@gmx.de>
+  Arnd Bergmann <arnd@arndb.de>
+  Grant Likely <grant.likely@secretlab.ca>
+  Rob Herring <rob.herring@calxeda.com>
+  Rob Landley <rob@landley.net>
+  Linus Walleij <linus.walleij@stericsson.com>
+  Mike Turquette <mturquette@ti.com>
+  Stephen Warren <swarren@nvidia.com>
+  linux-arm-kernel@lists.infradead.org
+  linux-kernel@vger.kernel.org
+  linux-fbdev@vger.kernel.org
+  linux-usb@vger.kernel.org
+  linux-serial@vger.kernel.org
+  rtc-linux@googlegroups.com
+ " devicetree-discuss@lists.ozlabs.org\0"
  "\00:1\0"
  "b\0"
  "Add device tree files for VT8500, WM8505 and WM8650 SoC's and\n"
@@ -520,4 +540,4 @@
  "-- \n"
  1.7.9.5
 
-5e34949b91cc032c7bdf73dc8f7d983026588bc3d19e3265dbb9195325ecf7e5
+70af2ff9bf7a9cb435fe494a214eb86da369ac6b0048297faa82028b5c1a19de

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.