From mboxrd@z Thu Jan  1 00:00:00 1970
From: Imre Deak <imre.deak@intel.com>
Subject: Re: [PATCH 2/4] drm/i915: merge VLV eDP and DP AUX
 clock divider calculation
Date: Thu, 23 May 2013 17:56:38 +0300
Message-ID: <1369320998.11230.21.camel@intelbox>
References: <1368704437-17034-1-git-send-email-imre.deak@intel.com>
	<1368704437-17034-3-git-send-email-imre.deak@intel.com>
	<20130521091201.GG12292@phenom.ffwll.local>
	<1369132599.15652.32.camel@intelbox>
	<CAKMK7uFWL3AUq8na4qBJ0GKGfvXBDwuV4Dga2OePPgX-a+erOw@mail.gmail.com>
	<1369133979.15652.46.camel@intelbox>
Reply-To: imre.deak@intel.com
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from mga03.intel.com (mga03.intel.com [143.182.124.21])
	by gabe.freedesktop.org (Postfix) with ESMTP id 56B1CE5C79
	for <intel-gfx@lists.freedesktop.org>;
	Thu, 23 May 2013 07:56:41 -0700 (PDT)
In-Reply-To: <1369133979.15652.46.camel@intelbox>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: Daniel Vetter <daniel@ffwll.ch>
Cc: intel-gfx <intel-gfx@lists.freedesktop.org>
List-Id: intel-gfx@lists.freedesktop.org

On Tue, 2013-05-21 at 13:59 +0300, Imre Deak wrote:
> On Tue, 2013-05-21 at 12:42 +0200, Daniel Vetter wrote:
> > On Tue, May 21, 2013 at 12:36 PM, Imre Deak <imre.deak@intel.com> wrote:
> > > On Tue, 2013-05-21 at 11:12 +0200, Daniel Vetter wrote:
> > >> On Thu, May 16, 2013 at 02:40:35PM +0300, Imre Deak wrote:
> > >> > On ValleyView for both eDP and DP the AUX input clock is 200MHz, so we
> > >> > can calculate for both the clock divider for the 2MHz target rate at the
> > >> > same place. Afterwards we can also replace the is_cpu_edp() check with a
> > >> > check for port A.
> > >> >
> > >> > Signed-off-by: Imre Deak <imre.deak@intel.com>
> > >>
> > >> There's a now-dead IS_VLV case in intel_hrawclk which should be killed
> > >> with this patch, too.
> > >
> > > Shouldn't it still return the correct value if someone calls it in the
> > > future? Actually it's also used in
> > > intel_dp_init_panel_power_sequencer_registers().
> > 
> > Indeed. I think though it's better to make this an explicit vlv case
> > since hrawclk talks about the FSB. And that thing pretty surely
> > doesn't exist on vlv any more ;-)
> 
> Ok. Tbh, I haven't thought about the differences in clock topology
> across the platforms, but would be nice to understand it better.

I checked now and the VLV spec does define hrawclk, so that would
justify keeping it in intel_hrawclk.

--Imre