From: Andy Gross <agross@codeaurora.org>
To: linux-arm-msm@vger.kernel.org
Cc: Kumar Gala <galak@codeaurora.org>,
devicetree@vger.kernel.org,
Bjorn Andersson <bjorn.andersson@sonymobile.com>,
linux-kernel@vger.kernel.org, linux-soc@vger.kernel.org,
Stephen Boyd <sboyd@codeaurora.org>,
Andy Gross <agross@codeaurora.org>
Subject: [Patch v3 2/6] mfd: qcom,tcsr: Add device tree binding for TCSR
Date: Mon, 9 Feb 2015 16:01:07 -0600 [thread overview]
Message-ID: <1423519271-4238-3-git-send-email-agross@codeaurora.org> (raw)
In-Reply-To: <1423519271-4238-1-git-send-email-agross@codeaurora.org>
This patch adds the device tree binding for the Qualcomm Top Control and
Status Register device. The TCSR is comprised of a set of registers that
provide various control and status functions for attached peripherals.
Signed-off-by: Andy Gross <agross@codeaurora.org>
---
.../devicetree/bindings/mfd/qcom,tcsr.txt | 22 ++++++++++++++++++++
1 file changed, 22 insertions(+)
create mode 100644 Documentation/devicetree/bindings/mfd/qcom,tcsr.txt
diff --git a/Documentation/devicetree/bindings/mfd/qcom,tcsr.txt b/Documentation/devicetree/bindings/mfd/qcom,tcsr.txt
new file mode 100644
index 0000000..e90519d
--- /dev/null
+++ b/Documentation/devicetree/bindings/mfd/qcom,tcsr.txt
@@ -0,0 +1,22 @@
+QCOM Top Control and Status Register
+
+Qualcomm devices have a set of registers that provide various control and status
+functions for their peripherals. This node is intended to allow access to these
+registers via syscon.
+
+Required properties:
+- compatible: Should contain:
+ "qcom,tcsr-ipq8064", "syscon" for IPQ8064
+ "qcom,tcsr-apq8064", "syscon" for APQ8064
+ "qcom,tcsr-msm8660", "syscon" for MSM8660
+ "qcom,tcsr-msm8960", "syscon" for MSM8960
+ "qcom,tcsr-msm8974", "syscon" for MSM8974
+ "qcom,tcsr-apq8084", "syscon" for APQ8084
+ "qcom,tcsr-msm8916", "syscon" for MSM8916
+- reg: Address range for TCSR registers
+
+Example:
+ tcsr: syscon@1a400000 {
+ compatible = "qcom,tcsr-msm8960", "syscon";
+ reg = <0x1a400000 0x100>;
+ };
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
hosted by The Linux Foundation
next prev parent reply other threads:[~2015-02-09 22:01 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-02-09 22:01 [Patch v3 0/6] GSBI CRCI Autoconfiguration Support Andy Gross
2015-02-09 22:01 ` [Patch v3 1/6] soc: qcom: gsbi: Add support for ADM CRCI muxing Andy Gross
2015-02-09 22:01 ` Andy Gross [this message]
2015-02-09 22:01 ` [Patch v3 3/6] ARM: DT: apq8064: Add TCSR support Andy Gross
2015-02-09 22:01 ` [Patch v3 4/6] ARM: DT: ipq8064: " Andy Gross
2015-02-09 22:01 ` [Patch v3 5/6] ARM: DT: msm8660: " Andy Gross
2015-02-09 22:01 ` [Patch v3 6/6] ARM: DT: msm8960: " Andy Gross
2015-02-10 17:57 ` [Patch v3 0/6] GSBI CRCI Autoconfiguration Support Kumar Gala
2015-02-10 18:59 ` Andy Gross
2015-02-10 20:25 ` Andy Gross
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1423519271-4238-3-git-send-email-agross@codeaurora.org \
--to=agross@codeaurora.org \
--cc=bjorn.andersson@sonymobile.com \
--cc=devicetree@vger.kernel.org \
--cc=galak@codeaurora.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-soc@vger.kernel.org \
--cc=sboyd@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.