From mboxrd@z Thu Jan 1 00:00:00 1970 From: Stephane Viau Subject: [PATCH v3 1/4] drm/msm/mdp5: Update generated header files Date: Fri, 13 Mar 2015 15:49:31 -0400 Message-ID: <1426276174-17010-2-git-send-email-sviau@codeaurora.org> References: <1426276174-17010-1-git-send-email-sviau@codeaurora.org> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <1426276174-17010-1-git-send-email-sviau@codeaurora.org> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: dri-devel@lists.freedesktop.org Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org List-Id: linux-arm-msm@vger.kernel.org UHJlcGFyZSBmb3IgcGlwZWxpbmUgb3BlcmF0aW9uIG1vZGUgY29uZmlndXJhdGlvbiwgaW4gcGFy dGljdWxhcgpmb3IgRFNJIGFuZCBXQiBtb2Rlcy4KClNpZ25lZC1vZmYtYnk6IFN0ZXBoYW5lIFZp YXUgPHN2aWF1QGNvZGVhdXJvcmEub3JnPgotLS0KIGRyaXZlcnMvZ3B1L2RybS9tc20vbWRwL21k cDUvbWRwNS54bWwuaCB8IDY4ICsrKysrKysrKysrKysrKystLS0tLS0tLS0tLS0tLS0tLQogMSBm aWxlIGNoYW5nZWQsIDMzIGluc2VydGlvbnMoKyksIDM1IGRlbGV0aW9ucygtKQoKZGlmZiAtLWdp dCBhL2RyaXZlcnMvZ3B1L2RybS9tc20vbWRwL21kcDUvbWRwNS54bWwuaCBiL2RyaXZlcnMvZ3B1 L2RybS9tc20vbWRwL21kcDUvbWRwNS54bWwuaAppbmRleCBjMjc2NjI0Li4wOTVhNTRjIDEwMDY0 NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vbXNtL21kcC9tZHA1L21kcDUueG1sLmgKKysrIGIvZHJp dmVycy9ncHUvZHJtL21zbS9tZHAvbWRwNS9tZHA1LnhtbC5oCkBAIC04LDcgKzgsNyBAQCBodHRw Oi8vZ2l0aHViLmNvbS9mcmVlZHJlbm8vZW52eXRvb2xzLwogZ2l0IGNsb25lIGh0dHBzOi8vZ2l0 aHViLmNvbS9mcmVlZHJlbm8vZW52eXRvb2xzLmdpdAogCiBUaGUgcnVsZXMtbmctbmcgc291cmNl IGZpbGVzIHRoaXMgaGVhZGVyIHdhcyBnZW5lcmF0ZWQgZnJvbSBhcmU6Ci0tIC9sb2NhbC9tbnQy L3dvcmtzcGFjZTIvc3ZpYXUvZW52eXRvb2xzL3JubmRiL21kcC9tZHA1LnhtbCAgICAgICAgICAg ICggIDI3MjI5IGJ5dGVzLCBmcm9tIDIwMTUtMDItMTAgMTc6MDA6NDEpCistIC9sb2NhbC9tbnQy L3dvcmtzcGFjZTIvc3ZpYXUvZW52eXRvb2xzL3JubmRiL21kcC9tZHA1LnhtbCAgICAgICAgICAg ICggIDI3MDk0IGJ5dGVzLCBmcm9tIDIwMTUtMDEtMjMgMTY6Mjc6MzEpCiAtIC9sb2NhbC9tbnQy L3dvcmtzcGFjZTIvc3ZpYXUvZW52eXRvb2xzL3JubmRiL2ZyZWVkcmVub19jb3B5cmlnaHQueG1s ICggICAxNDUzIGJ5dGVzLCBmcm9tIDIwMTQtMDYtMDIgMTg6MzE6MTUpCiAtIC9sb2NhbC9tbnQy L3dvcmtzcGFjZTIvc3ZpYXUvZW52eXRvb2xzL3JubmRiL21kcC9tZHBfY29tbW9uLnhtbCAgICAg ICggICAyMzU3IGJ5dGVzLCBmcm9tIDIwMTUtMDEtMjMgMTY6MjA6MTkpCiAKQEAgLTM3LDExICsz NywxNCBAQCBXSVRIIFRIRSBTT0ZUV0FSRSBPUiBUSEUgVVNFIE9SIE9USEVSIERFQUxJTkdTIElO IFRIRSBTT0ZUV0FSRS4KICovCiAKIAotZW51bSBtZHA1X2ludGYgeworZW51bSBtZHA1X2ludGZf dHlwZSB7CisJSU5URl9ESVNBQkxFRCA9IDAsCiAJSU5URl9EU0kgPSAxLAogCUlOVEZfSERNSSA9 IDMsCiAJSU5URl9MQ0RDID0gNSwKIAlJTlRGX2VEUCA9IDksCisJSU5URl9WSVJUVUFMID0gMTAw LAorCUlOVEZfV0IgPSAxMDEsCiB9OwogCiBlbnVtIG1kcDVfaW50Zm51bSB7CkBAIC02NywxMSAr NzAsMTEgQEAgZW51bSBtZHA1X3BpcGUgewogCiBlbnVtIG1kcDVfY3RsX21vZGUgewogCU1PREVf Tk9ORSA9IDAsCi0JTU9ERV9ST1QwID0gMSwKLQlNT0RFX1JPVDEgPSAyLAotCU1PREVfV0IwID0g MywKLQlNT0RFX1dCMSA9IDQsCi0JTU9ERV9XRkQgPSA1LAorCU1PREVfV0JfMF9CTE9DSyA9IDEs CisJTU9ERV9XQl8xX0JMT0NLID0gMiwKKwlNT0RFX1dCXzBfTElORSA9IDMsCisJTU9ERV9XQl8x X0xJTkUgPSA0LAorCU1PREVfV0JfMl9MSU5FID0gNSwKIH07CiAKIGVudW0gbWRwNV9wYWNrXzNk IHsKQEAgLTE0NCwzMCArMTQ3LDI1IEBAIGVudW0gbWRwNV9kYXRhX2Zvcm1hdCB7CiAJREFUQV9G T1JNQVRfWVVWID0gMSwKIH07CiAKLSNkZWZpbmUgTURQNV9JUlFfSU5URjBfV0JfUk9UX0NPTVAJ CQkJMHgwMDAwMDAwMQotI2RlZmluZSBNRFA1X0lSUV9JTlRGMV9XQl9ST1RfQ09NUAkJCQkweDAw MDAwMDAyCi0jZGVmaW5lIE1EUDVfSVJRX0lOVEYyX1dCX1JPVF9DT01QCQkJCTB4MDAwMDAwMDQK LSNkZWZpbmUgTURQNV9JUlFfSU5URjNfV0JfUk9UX0NPTVAJCQkJMHgwMDAwMDAwOAotI2RlZmlu ZSBNRFA1X0lSUV9JTlRGMF9XQl9XRkQJCQkJCTB4MDAwMDAwMTAKLSNkZWZpbmUgTURQNV9JUlFf SU5URjFfV0JfV0ZECQkJCQkweDAwMDAwMDIwCi0jZGVmaW5lIE1EUDVfSVJRX0lOVEYyX1dCX1dG RAkJCQkJMHgwMDAwMDA0MAotI2RlZmluZSBNRFA1X0lSUV9JTlRGM19XQl9XRkQJCQkJCTB4MDAw MDAwODAKLSNkZWZpbmUgTURQNV9JUlFfSU5URjBfUElOR19QT05HX0NPTVAJCQkJMHgwMDAwMDEw MAotI2RlZmluZSBNRFA1X0lSUV9JTlRGMV9QSU5HX1BPTkdfQ09NUAkJCQkweDAwMDAwMjAwCi0j ZGVmaW5lIE1EUDVfSVJRX0lOVEYyX1BJTkdfUE9OR19DT01QCQkJCTB4MDAwMDA0MDAKLSNkZWZp bmUgTURQNV9JUlFfSU5URjNfUElOR19QT05HX0NPTVAJCQkJMHgwMDAwMDgwMAotI2RlZmluZSBN RFA1X0lSUV9JTlRGMF9QSU5HX1BPTkdfUkRfUFRSCQkJCTB4MDAwMDEwMDAKLSNkZWZpbmUgTURQ NV9JUlFfSU5URjFfUElOR19QT05HX1JEX1BUUgkJCQkweDAwMDAyMDAwCi0jZGVmaW5lIE1EUDVf SVJRX0lOVEYyX1BJTkdfUE9OR19SRF9QVFIJCQkJMHgwMDAwNDAwMAotI2RlZmluZSBNRFA1X0lS UV9JTlRGM19QSU5HX1BPTkdfUkRfUFRSCQkJCTB4MDAwMDgwMDAKLSNkZWZpbmUgTURQNV9JUlFf SU5URjBfUElOR19QT05HX1dSX1BUUgkJCQkweDAwMDEwMDAwCi0jZGVmaW5lIE1EUDVfSVJRX0lO VEYxX1BJTkdfUE9OR19XUl9QVFIJCQkJMHgwMDAyMDAwMAotI2RlZmluZSBNRFA1X0lSUV9JTlRG Ml9QSU5HX1BPTkdfV1JfUFRSCQkJCTB4MDAwNDAwMDAKLSNkZWZpbmUgTURQNV9JUlFfSU5URjNf UElOR19QT05HX1dSX1BUUgkJCQkweDAwMDgwMDAwCi0jZGVmaW5lIE1EUDVfSVJRX0lOVEYwX1BJ TkdfUE9OR19BVVRPX1JFRgkJCTB4MDAxMDAwMDAKLSNkZWZpbmUgTURQNV9JUlFfSU5URjFfUElO R19QT05HX0FVVE9fUkVGCQkJMHgwMDIwMDAwMAotI2RlZmluZSBNRFA1X0lSUV9JTlRGMl9QSU5H X1BPTkdfQVVUT19SRUYJCQkweDAwNDAwMDAwCi0jZGVmaW5lIE1EUDVfSVJRX0lOVEYzX1BJTkdf UE9OR19BVVRPX1JFRgkJCTB4MDA4MDAwMDAKKyNkZWZpbmUgTURQNV9JUlFfV0JfMF9ET05FCQkJ CQkweDAwMDAwMDAxCisjZGVmaW5lIE1EUDVfSVJRX1dCXzFfRE9ORQkJCQkJMHgwMDAwMDAwMgor I2RlZmluZSBNRFA1X0lSUV9XQl8yX0RPTkUJCQkJCTB4MDAwMDAwMTAKKyNkZWZpbmUgTURQNV9J UlFfUElOR19QT05HXzBfRE9ORQkJCQkweDAwMDAwMTAwCisjZGVmaW5lIE1EUDVfSVJRX1BJTkdf UE9OR18xX0RPTkUJCQkJMHgwMDAwMDIwMAorI2RlZmluZSBNRFA1X0lSUV9QSU5HX1BPTkdfMl9E T05FCQkJCTB4MDAwMDA0MDAKKyNkZWZpbmUgTURQNV9JUlFfUElOR19QT05HXzNfRE9ORQkJCQkw eDAwMDAwODAwCisjZGVmaW5lIE1EUDVfSVJRX1BJTkdfUE9OR18wX1JEX1BUUgkJCQkweDAwMDAx MDAwCisjZGVmaW5lIE1EUDVfSVJRX1BJTkdfUE9OR18xX1JEX1BUUgkJCQkweDAwMDAyMDAwCisj ZGVmaW5lIE1EUDVfSVJRX1BJTkdfUE9OR18yX1JEX1BUUgkJCQkweDAwMDA0MDAwCisjZGVmaW5l IE1EUDVfSVJRX1BJTkdfUE9OR18zX1JEX1BUUgkJCQkweDAwMDA4MDAwCisjZGVmaW5lIE1EUDVf SVJRX1BJTkdfUE9OR18wX1dSX1BUUgkJCQkweDAwMDEwMDAwCisjZGVmaW5lIE1EUDVfSVJRX1BJ TkdfUE9OR18xX1dSX1BUUgkJCQkweDAwMDIwMDAwCisjZGVmaW5lIE1EUDVfSVJRX1BJTkdfUE9O R18yX1dSX1BUUgkJCQkweDAwMDQwMDAwCisjZGVmaW5lIE1EUDVfSVJRX1BJTkdfUE9OR18zX1dS X1BUUgkJCQkweDAwMDgwMDAwCisjZGVmaW5lIE1EUDVfSVJRX1BJTkdfUE9OR18wX0FVVE9fUkVG CQkJCTB4MDAxMDAwMDAKKyNkZWZpbmUgTURQNV9JUlFfUElOR19QT05HXzFfQVVUT19SRUYJCQkJ MHgwMDIwMDAwMAorI2RlZmluZSBNRFA1X0lSUV9QSU5HX1BPTkdfMl9BVVRPX1JFRgkJCQkweDAw NDAwMDAwCisjZGVmaW5lIE1EUDVfSVJRX1BJTkdfUE9OR18zX0FVVE9fUkVGCQkJCTB4MDA4MDAw MDAKICNkZWZpbmUgTURQNV9JUlFfSU5URjBfVU5ERVJfUlVOCQkJCTB4MDEwMDAwMDAKICNkZWZp bmUgTURQNV9JUlFfSU5URjBfVlNZTkMJCQkJCTB4MDIwMDAwMDAKICNkZWZpbmUgTURQNV9JUlFf SU5URjFfVU5ERVJfUlVOCQkJCTB4MDQwMDAwMDAKQEAgLTIwMiwyNSArMjAwLDI1IEBAIHN0YXRp YyBpbmxpbmUgdWludDMyX3QgTURQNV9NRFBfVkVSU0lPTl9NQUpPUih1aW50MzJfdCB2YWwpCiAj ZGVmaW5lIFJFR19NRFA1X0RJU1BfSU5URl9TRUwJCQkJCTB4MDAwMDAxMDQKICNkZWZpbmUgTURQ NV9ESVNQX0lOVEZfU0VMX0lOVEYwX19NQVNLCQkJCTB4MDAwMDAwZmYKICNkZWZpbmUgTURQNV9E SVNQX0lOVEZfU0VMX0lOVEYwX19TSElGVAkJCQkwCi1zdGF0aWMgaW5saW5lIHVpbnQzMl90IE1E UDVfRElTUF9JTlRGX1NFTF9JTlRGMChlbnVtIG1kcDVfaW50ZiB2YWwpCitzdGF0aWMgaW5saW5l IHVpbnQzMl90IE1EUDVfRElTUF9JTlRGX1NFTF9JTlRGMChlbnVtIG1kcDVfaW50Zl90eXBlIHZh bCkKIHsKIAlyZXR1cm4gKCh2YWwpIDw8IE1EUDVfRElTUF9JTlRGX1NFTF9JTlRGMF9fU0hJRlQp ICYgTURQNV9ESVNQX0lOVEZfU0VMX0lOVEYwX19NQVNLOwogfQogI2RlZmluZSBNRFA1X0RJU1Bf SU5URl9TRUxfSU5URjFfX01BU0sJCQkJMHgwMDAwZmYwMAogI2RlZmluZSBNRFA1X0RJU1BfSU5U Rl9TRUxfSU5URjFfX1NISUZUCQkJCTgKLXN0YXRpYyBpbmxpbmUgdWludDMyX3QgTURQNV9ESVNQ X0lOVEZfU0VMX0lOVEYxKGVudW0gbWRwNV9pbnRmIHZhbCkKK3N0YXRpYyBpbmxpbmUgdWludDMy X3QgTURQNV9ESVNQX0lOVEZfU0VMX0lOVEYxKGVudW0gbWRwNV9pbnRmX3R5cGUgdmFsKQogewog CXJldHVybiAoKHZhbCkgPDwgTURQNV9ESVNQX0lOVEZfU0VMX0lOVEYxX19TSElGVCkgJiBNRFA1 X0RJU1BfSU5URl9TRUxfSU5URjFfX01BU0s7CiB9CiAjZGVmaW5lIE1EUDVfRElTUF9JTlRGX1NF TF9JTlRGMl9fTUFTSwkJCQkweDAwZmYwMDAwCiAjZGVmaW5lIE1EUDVfRElTUF9JTlRGX1NFTF9J TlRGMl9fU0hJRlQJCQkJMTYKLXN0YXRpYyBpbmxpbmUgdWludDMyX3QgTURQNV9ESVNQX0lOVEZf U0VMX0lOVEYyKGVudW0gbWRwNV9pbnRmIHZhbCkKK3N0YXRpYyBpbmxpbmUgdWludDMyX3QgTURQ NV9ESVNQX0lOVEZfU0VMX0lOVEYyKGVudW0gbWRwNV9pbnRmX3R5cGUgdmFsKQogewogCXJldHVy biAoKHZhbCkgPDwgTURQNV9ESVNQX0lOVEZfU0VMX0lOVEYyX19TSElGVCkgJiBNRFA1X0RJU1Bf SU5URl9TRUxfSU5URjJfX01BU0s7CiB9CiAjZGVmaW5lIE1EUDVfRElTUF9JTlRGX1NFTF9JTlRG M19fTUFTSwkJCQkweGZmMDAwMDAwCiAjZGVmaW5lIE1EUDVfRElTUF9JTlRGX1NFTF9JTlRGM19f U0hJRlQJCQkJMjQKLXN0YXRpYyBpbmxpbmUgdWludDMyX3QgTURQNV9ESVNQX0lOVEZfU0VMX0lO VEYzKGVudW0gbWRwNV9pbnRmIHZhbCkKK3N0YXRpYyBpbmxpbmUgdWludDMyX3QgTURQNV9ESVNQ X0lOVEZfU0VMX0lOVEYzKGVudW0gbWRwNV9pbnRmX3R5cGUgdmFsKQogewogCXJldHVybiAoKHZh bCkgPDwgTURQNV9ESVNQX0lOVEZfU0VMX0lOVEYzX19TSElGVCkgJiBNRFA1X0RJU1BfSU5URl9T RUxfSU5URjNfX01BU0s7CiB9Ci0tIApRdWFsY29tbSBJbm5vdmF0aW9uIENlbnRlciwgSW5jLgoK VGhlIFF1YWxjb21tIElubm92YXRpb24gQ2VudGVyLCBJbmMuIGlzIGEgbWVtYmVyIG9mIHRoZSBD b2RlIEF1cm9yYSBGb3J1bSwgYSBMaW51eCBGb3VuZGF0aW9uIENvbGxhYm9yYXRpdmUgUHJvamVj dAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRl dmVsIG1haWxpbmcgbGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHA6Ly9s aXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757207AbbCMTut (ORCPT ); Fri, 13 Mar 2015 15:50:49 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:60162 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753926AbbCMTtp (ORCPT ); Fri, 13 Mar 2015 15:49:45 -0400 From: Stephane Viau To: dri-devel@lists.freedesktop.org Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, robdclark@gmail.com, Stephane Viau Subject: [PATCH v3 1/4] drm/msm/mdp5: Update generated header files Date: Fri, 13 Mar 2015 15:49:31 -0400 Message-Id: <1426276174-17010-2-git-send-email-sviau@codeaurora.org> X-Mailer: git-send-email 1.8.2.1 In-Reply-To: <1426276174-17010-1-git-send-email-sviau@codeaurora.org> References: <1426276174-17010-1-git-send-email-sviau@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Prepare for pipeline operation mode configuration, in particular for DSI and WB modes. Signed-off-by: Stephane Viau --- drivers/gpu/drm/msm/mdp/mdp5/mdp5.xml.h | 68 ++++++++++++++++----------------- 1 file changed, 33 insertions(+), 35 deletions(-) diff --git a/drivers/gpu/drm/msm/mdp/mdp5/mdp5.xml.h b/drivers/gpu/drm/msm/mdp/mdp5/mdp5.xml.h index c276624..095a54c 100644 --- a/drivers/gpu/drm/msm/mdp/mdp5/mdp5.xml.h +++ b/drivers/gpu/drm/msm/mdp/mdp5/mdp5.xml.h @@ -8,7 +8,7 @@ http://github.com/freedreno/envytools/ git clone https://github.com/freedreno/envytools.git The rules-ng-ng source files this header was generated from are: -- /local/mnt2/workspace2/sviau/envytools/rnndb/mdp/mdp5.xml ( 27229 bytes, from 2015-02-10 17:00:41) +- /local/mnt2/workspace2/sviau/envytools/rnndb/mdp/mdp5.xml ( 27094 bytes, from 2015-01-23 16:27:31) - /local/mnt2/workspace2/sviau/envytools/rnndb/freedreno_copyright.xml ( 1453 bytes, from 2014-06-02 18:31:15) - /local/mnt2/workspace2/sviau/envytools/rnndb/mdp/mdp_common.xml ( 2357 bytes, from 2015-01-23 16:20:19) @@ -37,11 +37,14 @@ WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. */ -enum mdp5_intf { +enum mdp5_intf_type { + INTF_DISABLED = 0, INTF_DSI = 1, INTF_HDMI = 3, INTF_LCDC = 5, INTF_eDP = 9, + INTF_VIRTUAL = 100, + INTF_WB = 101, }; enum mdp5_intfnum { @@ -67,11 +70,11 @@ enum mdp5_pipe { enum mdp5_ctl_mode { MODE_NONE = 0, - MODE_ROT0 = 1, - MODE_ROT1 = 2, - MODE_WB0 = 3, - MODE_WB1 = 4, - MODE_WFD = 5, + MODE_WB_0_BLOCK = 1, + MODE_WB_1_BLOCK = 2, + MODE_WB_0_LINE = 3, + MODE_WB_1_LINE = 4, + MODE_WB_2_LINE = 5, }; enum mdp5_pack_3d { @@ -144,30 +147,25 @@ enum mdp5_data_format { DATA_FORMAT_YUV = 1, }; -#define MDP5_IRQ_INTF0_WB_ROT_COMP 0x00000001 -#define MDP5_IRQ_INTF1_WB_ROT_COMP 0x00000002 -#define MDP5_IRQ_INTF2_WB_ROT_COMP 0x00000004 -#define MDP5_IRQ_INTF3_WB_ROT_COMP 0x00000008 -#define MDP5_IRQ_INTF0_WB_WFD 0x00000010 -#define MDP5_IRQ_INTF1_WB_WFD 0x00000020 -#define MDP5_IRQ_INTF2_WB_WFD 0x00000040 -#define MDP5_IRQ_INTF3_WB_WFD 0x00000080 -#define MDP5_IRQ_INTF0_PING_PONG_COMP 0x00000100 -#define MDP5_IRQ_INTF1_PING_PONG_COMP 0x00000200 -#define MDP5_IRQ_INTF2_PING_PONG_COMP 0x00000400 -#define MDP5_IRQ_INTF3_PING_PONG_COMP 0x00000800 -#define MDP5_IRQ_INTF0_PING_PONG_RD_PTR 0x00001000 -#define MDP5_IRQ_INTF1_PING_PONG_RD_PTR 0x00002000 -#define MDP5_IRQ_INTF2_PING_PONG_RD_PTR 0x00004000 -#define MDP5_IRQ_INTF3_PING_PONG_RD_PTR 0x00008000 -#define MDP5_IRQ_INTF0_PING_PONG_WR_PTR 0x00010000 -#define MDP5_IRQ_INTF1_PING_PONG_WR_PTR 0x00020000 -#define MDP5_IRQ_INTF2_PING_PONG_WR_PTR 0x00040000 -#define MDP5_IRQ_INTF3_PING_PONG_WR_PTR 0x00080000 -#define MDP5_IRQ_INTF0_PING_PONG_AUTO_REF 0x00100000 -#define MDP5_IRQ_INTF1_PING_PONG_AUTO_REF 0x00200000 -#define MDP5_IRQ_INTF2_PING_PONG_AUTO_REF 0x00400000 -#define MDP5_IRQ_INTF3_PING_PONG_AUTO_REF 0x00800000 +#define MDP5_IRQ_WB_0_DONE 0x00000001 +#define MDP5_IRQ_WB_1_DONE 0x00000002 +#define MDP5_IRQ_WB_2_DONE 0x00000010 +#define MDP5_IRQ_PING_PONG_0_DONE 0x00000100 +#define MDP5_IRQ_PING_PONG_1_DONE 0x00000200 +#define MDP5_IRQ_PING_PONG_2_DONE 0x00000400 +#define MDP5_IRQ_PING_PONG_3_DONE 0x00000800 +#define MDP5_IRQ_PING_PONG_0_RD_PTR 0x00001000 +#define MDP5_IRQ_PING_PONG_1_RD_PTR 0x00002000 +#define MDP5_IRQ_PING_PONG_2_RD_PTR 0x00004000 +#define MDP5_IRQ_PING_PONG_3_RD_PTR 0x00008000 +#define MDP5_IRQ_PING_PONG_0_WR_PTR 0x00010000 +#define MDP5_IRQ_PING_PONG_1_WR_PTR 0x00020000 +#define MDP5_IRQ_PING_PONG_2_WR_PTR 0x00040000 +#define MDP5_IRQ_PING_PONG_3_WR_PTR 0x00080000 +#define MDP5_IRQ_PING_PONG_0_AUTO_REF 0x00100000 +#define MDP5_IRQ_PING_PONG_1_AUTO_REF 0x00200000 +#define MDP5_IRQ_PING_PONG_2_AUTO_REF 0x00400000 +#define MDP5_IRQ_PING_PONG_3_AUTO_REF 0x00800000 #define MDP5_IRQ_INTF0_UNDER_RUN 0x01000000 #define MDP5_IRQ_INTF0_VSYNC 0x02000000 #define MDP5_IRQ_INTF1_UNDER_RUN 0x04000000 @@ -202,25 +200,25 @@ static inline uint32_t MDP5_MDP_VERSION_MAJOR(uint32_t val) #define REG_MDP5_DISP_INTF_SEL 0x00000104 #define MDP5_DISP_INTF_SEL_INTF0__MASK 0x000000ff #define MDP5_DISP_INTF_SEL_INTF0__SHIFT 0 -static inline uint32_t MDP5_DISP_INTF_SEL_INTF0(enum mdp5_intf val) +static inline uint32_t MDP5_DISP_INTF_SEL_INTF0(enum mdp5_intf_type val) { return ((val) << MDP5_DISP_INTF_SEL_INTF0__SHIFT) & MDP5_DISP_INTF_SEL_INTF0__MASK; } #define MDP5_DISP_INTF_SEL_INTF1__MASK 0x0000ff00 #define MDP5_DISP_INTF_SEL_INTF1__SHIFT 8 -static inline uint32_t MDP5_DISP_INTF_SEL_INTF1(enum mdp5_intf val) +static inline uint32_t MDP5_DISP_INTF_SEL_INTF1(enum mdp5_intf_type val) { return ((val) << MDP5_DISP_INTF_SEL_INTF1__SHIFT) & MDP5_DISP_INTF_SEL_INTF1__MASK; } #define MDP5_DISP_INTF_SEL_INTF2__MASK 0x00ff0000 #define MDP5_DISP_INTF_SEL_INTF2__SHIFT 16 -static inline uint32_t MDP5_DISP_INTF_SEL_INTF2(enum mdp5_intf val) +static inline uint32_t MDP5_DISP_INTF_SEL_INTF2(enum mdp5_intf_type val) { return ((val) << MDP5_DISP_INTF_SEL_INTF2__SHIFT) & MDP5_DISP_INTF_SEL_INTF2__MASK; } #define MDP5_DISP_INTF_SEL_INTF3__MASK 0xff000000 #define MDP5_DISP_INTF_SEL_INTF3__SHIFT 24 -static inline uint32_t MDP5_DISP_INTF_SEL_INTF3(enum mdp5_intf val) +static inline uint32_t MDP5_DISP_INTF_SEL_INTF3(enum mdp5_intf_type val) { return ((val) << MDP5_DISP_INTF_SEL_INTF3__SHIFT) & MDP5_DISP_INTF_SEL_INTF3__MASK; } -- Qualcomm Innovation Center, Inc. The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project