From: Richard Purdie <richard.purdie@linuxfoundation.org>
To: Bruce Ashfield <bruce.ashfield@windriver.com>
Cc: openembedded-core@lists.openembedded.org
Subject: Re: [PATCH] linux-yocto/4.1: usb backports for Apollo Lake/Broxton
Date: Sat, 12 Mar 2016 14:43:23 +0000 [thread overview]
Message-ID: <1457793803.2804.276.camel@linuxfoundation.org> (raw)
In-Reply-To: <1457721891-28398-1-git-send-email-bruce.ashfield@windriver.com>
On Fri, 2016-03-11 at 13:44 -0500, Bruce Ashfield wrote:
> Importing a series of mainline backports to support USB on a couple
> of
> Intel platforms:
>
> bbce8fe2cc42 usb: dwc3: pci: add support for Intel Broxton SOC
> e734e1d9f827 usb: dwc3: pci: Set enblslpm quirk for Synopsys
> platforms
> 1c6bb6694d50 usb: dwc3: Add dis_enblslpm_quirk
> 1c6be99e56b8 usb: dwc3: pci: trivial: Formatting
> 2f2b89764b97 usb: dwc3: pci: passing forward the ACPI companion
> ea4b3c72d976 usb: dwc3: core: convert to unified device property
> interface
> dc670b52c69a usb: common: of_usb_get_dr_mode to usb_get_dr_mode
> 586fc5174649 usb: dwc3: st: prepare the driver for generic
> usb_get_dr_mode function
> 0624bd9af7ef usb: common: of_usb_get_maximum_speed to
> usb_get_maximum_speed
> e65bc5467e07 usb: dwc3: Add frame length adjustment quirk
> a90954c5d267 usb: musb: dsps: control musb speed based on dts
> setting
> b48ff160a993 usb: renesas_usbhs: Allow an OTG PHY driver to
> provide VBUS
> d1c59752195e usb: chipidea: set usb otg capabilities
> 733eada2cdec usb: common: add API to update usb otg capabilities
> by device tree
> 7ab2108dd82b usb: dwc3: core: avoid NULL pointer dereference
> 1aedb48b7dc9 usb: dwc3: add ULPI interface support
> 07e42a29fb7e usb: dwc3: pci: add quirk for Baytrails
> 065917252622 usb: dwc3: add hsphy_interface property
> b2bb32a363a3 usb: dwc3: setup phys earlier
> bf6bb0a6ebb5 usb: dwc3: soft reset to it's own function
> d481da949476 usb: dwc3: cache hwparams earlier
> 9ac66262a201 usb: dwc3: store driver data earlier
> 5f940588938c usb: dwc3: ULPI or UTMI+ select
> 04fdce097f83 usb: dwc3: USB2 PHY register access bits
> b7209213cc05 usb: add bus type for USB ULPI
I have a suspicion this breaks qemuppc:
https://autobuilder.yoctoproject.org/main/builders/nightly-ppc-lsb/builds/683/steps/BuildImages/logs/stdio
Cheers,
Richard
next prev parent reply other threads:[~2016-03-12 14:43 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-03-11 18:44 [PATCH] linux-yocto/4.1: usb backports for Apollo Lake/Broxton Bruce Ashfield
2016-03-12 14:43 ` Richard Purdie [this message]
2016-03-12 19:04 ` Bruce Ashfield
2016-03-14 3:34 ` Bruce Ashfield
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1457793803.2804.276.camel@linuxfoundation.org \
--to=richard.purdie@linuxfoundation.org \
--cc=bruce.ashfield@windriver.com \
--cc=openembedded-core@lists.openembedded.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.