From mboxrd@z Thu Jan 1 00:00:00 1970 From: Yakir Yang Subject: [PATCH v1 3/6] drm/rockchip: dw_hdmi: Use auto-generated tables Date: Mon, 11 Jul 2016 19:05:42 +0800 Message-ID: <1468235142-29503-1-git-send-email-ykk@rock-chips.com> References: <1468235079-29152-1-git-send-email-ykk@rock-chips.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <1468235079-29152-1-git-send-email-ykk@rock-chips.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: Mark Yao , Heiko Stuebner , Rob Herring , Russell King , Philipp Zabel , Andy Yan Cc: devicetree@vger.kernel.org, Daniel Vetter , linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Douglas Anderson , linux-rockchip@lists.infradead.org, Kumar Gala , xhc@rock-chips.com, linux-arm-kernel@lists.infradead.org, Zheng Yang List-Id: linux-rockchip.vger.kernel.org RnJvbTogRG91Z2xhcyBBbmRlcnNvbiA8ZGlhbmRlcnNAY2hyb21pdW0ub3JnPgoKVGhlIHByZXZp b3VzIHRhYmxlcyBmb3IgbXBsbF9jZmcgYW5kIGN1cnJfY3RybCB3ZXJlIGNyZWF0ZWQgdXNpbmcg dGhlCjIwLXBhZ2VzIG9mIGV4YW1wbGUgc2V0dGluZ3MgcHJvdmlkZWQgYnkgdGhlIFBIWSB2ZW5k b3IuICBUaG9zZQpleGFtcGxlIHNldHRpbmdzIHdlcmVuJ3QgcGFydGljdWxhcmx5IGRlbnNlLCBz byB0aGVyZSB3ZXJlIHBsYWNlcwp3aGVyZSB3ZSB3ZXJlIGd1ZXNzaW5nIHdoYXQgdGhlIHNldHRp bmdzIHdvdWxkIGJlIGZvciAxMC1iaXQgYW5kCjEyLWJpdCAobm90IHRoYXQgd2UgdXNlIHRob3Nl IGFueXdheSkuICBJdCB3YXMgYWxzbyBhbHdheXMgYSBsb3Qgb2YKZXh0cmEgd29yayBldmVyeSB0 aW1lIHdlIHdhbnRlZCB0byBhZGQgYSBuZXcgY2xvY2sgcmF0ZSBzaW5jZSB3ZSBoYWQKdG8gY3Jv c3MtcmVmZXJlbmNlIHNldmVyYWwgdGFibGVzLgoKSW4gPGh0dHA6Ly9jcm9zcmV2aWV3LmNvbS8y ODU4NTU+IEkndmUgZ29uZSB0aHJvdWdoIHRoZSB3b3JrIHRvIGZpZ3VyZQpvdXQgaG93IHRvIGdl bmVyYXRlIHRoaXMgdGFibGUgYXV0b21hdGljYWxseS4gIExldCdzIG5vdyB1c2UgdGhlCmF1dG9t YXRpY2FsbHkgZ2VuZXJhdGVkIHRhYmxlIGFuZCB0aGVuIHdlJ2xsIG5ldmVyIG5lZWQgdG8gbG9v ayBhdCBpdAphZ2Fpbi4KCldlIG9ubHkgc3VwcG9ydCA4LWJpdCBtb2RlIHJpZ2h0IG5vdyBhbmQg b25seSBzdXBwb3J0IGEgc21hbGwgbnVtYmVyCm9mIGNsb2NrIHJhdGVzIGFuZCBhbmQgSSd2ZSB2 ZXJpZmllZCB0aGF0IHRoZSBvbmx5IDgtYml0IHJhdGUgdGhhdCB3YXMKYWZmZWN0ZWQgd2FzIDE0 OC41LiAgVGhhdCBtb2RlIGFwcGVhcnMgdG8gaGF2ZSBiZWVuIHdyb25nIGluIHRoZSBvbGQKdGFi bGUuCgpTaWduZWQtb2ZmLWJ5OiBEb3VnbGFzIEFuZGVyc29uIDxkaWFuZGVyc0BjaHJvbWl1bS5v cmc+ClNpZ25lZC1vZmYtYnk6IFlha2lyIFlhbmcgPHlra0Byb2NrLWNoaXBzLmNvbT4KUmV2aWV3 ZWQtYnk6IFN0w6lwaGFuZSBNYXJjaGVzaW4gPG1hcmNoZXVAY2hyb21pdW0ub3JnPgotLS0KIGRy aXZlcnMvZ3B1L2RybS9yb2NrY2hpcC9kd19oZG1pLXJvY2tjaGlwLmMgfCAxMzAgKysrKysrKysr KysrKysrLS0tLS0tLS0tLS0tLQogMSBmaWxlIGNoYW5nZWQsIDY5IGluc2VydGlvbnMoKyksIDYx IGRlbGV0aW9ucygtKQoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9yb2NrY2hpcC9kd19o ZG1pLXJvY2tjaGlwLmMgYi9kcml2ZXJzL2dwdS9kcm0vcm9ja2NoaXAvZHdfaGRtaS1yb2NrY2hp cC5jCmluZGV4IGNkYjYzYWMuLjhjYjllZDIgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMvZ3B1L2RybS9y b2NrY2hpcC9kd19oZG1pLXJvY2tjaGlwLmMKKysrIGIvZHJpdmVycy9ncHUvZHJtL3JvY2tjaGlw L2R3X2hkbWktcm9ja2NoaXAuYwpAQCAtMzQsODAgKzM0LDg4IEBAIHN0cnVjdCByb2NrY2hpcF9o ZG1pIHsKIAogc3RhdGljIGNvbnN0IHN0cnVjdCBkd19oZG1pX21wbGxfY29uZmlnIHJvY2tjaGlw X21wbGxfY2ZnW10gPSB7CiAJewotCQkyNzAwMDAwMCwgewotCQkJeyAweDAwYjMsIDB4MDAwMH0s Ci0JCQl7IDB4MjE1MywgMHgwMDAwfSwKLQkJCXsgMHg0MGYzLCAweDAwMDB9CisJCTMwNjY2MDAw LCB7CisJCQl7IDB4MDBiMywgMHgwMDAwIH0sCisJCQl7IDB4MjE1MywgMHgwMDAwIH0sCisJCQl7 IDB4NDBmMywgMHgwMDAwIH0sCiAJCX0sCi0JfSwgewotCQkzNjAwMDAwMCwgewotCQkJeyAweDAw YjMsIDB4MDAwMH0sCi0JCQl7IDB4MjE1MywgMHgwMDAwfSwKLQkJCXsgMHg0MGYzLCAweDAwMDB9 CisJfSwgIHsKKwkJMzY4MDAwMDAsIHsKKwkJCXsgMHgwMGIzLCAweDAwMDAgfSwKKwkJCXsgMHgy MTUzLCAweDAwMDAgfSwKKwkJCXsgMHg0MGEyLCAweDAwMDEgfSwKIAkJfSwKLQl9LCB7Ci0JCTQw MDAwMDAwLCB7Ci0JCQl7IDB4MDBiMywgMHgwMDAwfSwKLQkJCXsgMHgyMTUzLCAweDAwMDB9LAot CQkJeyAweDQwZjMsIDB4MDAwMH0KKwl9LCAgeworCQk0NjAwMDAwMCwgeworCQkJeyAweDAwYjMs IDB4MDAwMCB9LAorCQkJeyAweDIxNDIsIDB4MDAwMSB9LAorCQkJeyAweDQwYTIsIDB4MDAwMSB9 LAogCQl9LAotCX0sIHsKLQkJNTQwMDAwMDAsIHsKLQkJCXsgMHgwMDcyLCAweDAwMDF9LAotCQkJ eyAweDIxNDIsIDB4MDAwMX0sCi0JCQl7IDB4NDBhMiwgMHgwMDAxfSwKKwl9LCAgeworCQk2MTMz MzAwMCwgeworCQkJeyAweDAwNzIsIDB4MDAwMSB9LAorCQkJeyAweDIxNDIsIDB4MDAwMSB9LAor CQkJeyAweDQwYTIsIDB4MDAwMSB9LAogCQl9LAotCX0sIHsKLQkJNjUwMDAwMDAsIHsKLQkJCXsg MHgwMDcyLCAweDAwMDF9LAotCQkJeyAweDIxNDIsIDB4MDAwMX0sCi0JCQl7IDB4NDBhMiwgMHgw MDAxfSwKKwl9LCAgeworCQk3MzYwMDAwMCwgeworCQkJeyAweDAwNzIsIDB4MDAwMSB9LAorCQkJ eyAweDIxNDIsIDB4MDAwMSB9LAorCQkJeyAweDQwNjEsIDB4MDAwMiB9LAogCQl9LAotCX0sIHsK LQkJNjYwMDAwMDAsIHsKLQkJCXsgMHgwMTNlLCAweDAwMDN9LAotCQkJeyAweDIxN2UsIDB4MDAw Mn0sCi0JCQl7IDB4NDA2MSwgMHgwMDAyfQorCX0sICB7CisJCTkyMDAwMDAwLCB7CisJCQl7IDB4 MDA3MiwgMHgwMDAxIH0sCisJCQl7IDB4MjE0NSwgMHgwMDAyIH0sCisJCQl7IDB4NDA2MSwgMHgw MDAyIH0sCisJCX0sCisJfSwgIHsKKwkJMTIyNjY2MDAwLCB7CisJCQl7IDB4MDA1MSwgMHgwMDAy IH0sCisJCQl7IDB4MjE0NSwgMHgwMDAyIH0sCisJCQl7IDB4NDA2MSwgMHgwMDAyIH0sCiAJCX0s Ci0JfSwgewotCQk3NDI1MDAwMCwgewotCQkJeyAweDAwNzIsIDB4MDAwMX0sCi0JCQl7IDB4MjE0 NSwgMHgwMDAyfSwKLQkJCXsgMHg0MDYxLCAweDAwMDJ9CisJfSwgIHsKKwkJMTQ3MjAwMDAwLCB7 CisJCQl7IDB4MDA1MSwgMHgwMDAyIH0sCisJCQl7IDB4MjE0NSwgMHgwMDAyIH0sCisJCQl7IDB4 NDA2NCwgMHgwMDAzIH0sCiAJCX0sCi0JfSwgewotCQk4MzUwMDAwMCwgewotCQkJeyAweDAwNzIs IDB4MDAwMX0sCisJfSwgIHsKKwkJMTg0MDAwMDAwLCB7CisJCQl7IDB4MDA1MSwgMHgwMDAyIH0s CisJCQl7IDB4MjE0YywgMHgwMDAzIH0sCisJCQl7IDB4NDA2NCwgMHgwMDAzIH0sCiAJCX0sCi0J fSwgewotCQkxMDgwMDAwMDAsIHsKLQkJCXsgMHgwMDUxLCAweDAwMDJ9LAotCQkJeyAweDIxNDUs IDB4MDAwMn0sCi0JCQl7IDB4NDA2MSwgMHgwMDAyfQorCX0sICB7CisJCTIyNjY2NjAwMCwgewor CQkJeyAweDAwNDAsIDB4MDAwMyB9LAorCQkJeyAweDIxNGMsIDB4MDAwMyB9LAorCQkJeyAweDQw NjQsIDB4MDAwMyB9LAogCQl9LAotCX0sIHsKLQkJMTA2NTAwMDAwLCB7Ci0JCQl7IDB4MDA1MSwg MHgwMDAyfSwKLQkJCXsgMHgyMTQ1LCAweDAwMDJ9LAotCQkJeyAweDQwNjEsIDB4MDAwMn0KKwl9 LCAgeworCQkyNzIwMDAwMDAsIHsKKwkJCXsgMHgwMDQwLCAweDAwMDMgfSwKKwkJCXsgMHgyMTRj LCAweDAwMDMgfSwKKwkJCXsgMHg1YTY0LCAweDAwMDMgfSwKIAkJfSwKLQl9LCB7Ci0JCTE0NjI1 MDAwMCwgewotCQkJeyAweDAwNTEsIDB4MDAwMn0sCi0JCQl7IDB4MjE0NSwgMHgwMDAyfSwKLQkJ CXsgMHg0MDYxLCAweDAwMDJ9CisJfSwgIHsKKwkJMzQwMDAwMDAwLCB7CisJCQl7IDB4MDA0MCwg MHgwMDAzIH0sCisJCQl7IDB4M2I0YywgMHgwMDAzIH0sCisJCQl7IDB4NWE2NCwgMHgwMDAzIH0s CiAJCX0sCi0JfSwgewotCQkxNDg1MDAwMDAsIHsKLQkJCXsgMHgwMDUxLCAweDAwMDN9LAotCQkJ eyAweDIxNGMsIDB4MDAwM30sCi0JCQl7IDB4NDA2NCwgMHgwMDAzfQorCX0sICB7CisJCTYwMDAw MDAwMCwgeworCQkJeyAweDFhNDAsIDB4MDAwMyB9LAorCQkJeyAweDNiNGMsIDB4MDAwMyB9LAor CQkJeyAweDVhNjQsIDB4MDAwMyB9LAogCQl9LAotCX0sIHsKKwl9LCAgewogCQl+MFVMLCB7Ci0J CQl7IDB4MDBhMCwgMHgwMDBhIH0sCi0JCQl7IDB4MjAwMSwgMHgwMDBmIH0sCi0JCQl7IDB4NDAw MiwgMHgwMDBmIH0sCisJCQl7IDB4MDAwMCwgMHgwMDAwIH0sCisJCQl7IDB4MDAwMCwgMHgwMDAw IH0sCisJCQl7IDB4MDAwMCwgMHgwMDAwIH0sCiAJCX0sCiAJfQogfTsKLS0gCjEuOS4xCgoKX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVsIG1h aWxpbmcgbGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlzdHMu ZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCg== From mboxrd@z Thu Jan 1 00:00:00 1970 From: ykk@rock-chips.com (Yakir Yang) Date: Mon, 11 Jul 2016 19:05:42 +0800 Subject: [PATCH v1 3/6] drm/rockchip: dw_hdmi: Use auto-generated tables In-Reply-To: <1468235079-29152-1-git-send-email-ykk@rock-chips.com> References: <1468235079-29152-1-git-send-email-ykk@rock-chips.com> Message-ID: <1468235142-29503-1-git-send-email-ykk@rock-chips.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org From: Douglas Anderson The previous tables for mpll_cfg and curr_ctrl were created using the 20-pages of example settings provided by the PHY vendor. Those example settings weren't particularly dense, so there were places where we were guessing what the settings would be for 10-bit and 12-bit (not that we use those anyway). It was also always a lot of extra work every time we wanted to add a new clock rate since we had to cross-reference several tables. In I've gone through the work to figure out how to generate this table automatically. Let's now use the automatically generated table and then we'll never need to look at it again. We only support 8-bit mode right now and only support a small number of clock rates and and I've verified that the only 8-bit rate that was affected was 148.5. That mode appears to have been wrong in the old table. Signed-off-by: Douglas Anderson Signed-off-by: Yakir Yang Reviewed-by: St?phane Marchesin --- drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c | 130 +++++++++++++++------------- 1 file changed, 69 insertions(+), 61 deletions(-) diff --git a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c index cdb63ac..8cb9ed2 100644 --- a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c +++ b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c @@ -34,80 +34,88 @@ struct rockchip_hdmi { static const struct dw_hdmi_mpll_config rockchip_mpll_cfg[] = { { - 27000000, { - { 0x00b3, 0x0000}, - { 0x2153, 0x0000}, - { 0x40f3, 0x0000} + 30666000, { + { 0x00b3, 0x0000 }, + { 0x2153, 0x0000 }, + { 0x40f3, 0x0000 }, }, - }, { - 36000000, { - { 0x00b3, 0x0000}, - { 0x2153, 0x0000}, - { 0x40f3, 0x0000} + }, { + 36800000, { + { 0x00b3, 0x0000 }, + { 0x2153, 0x0000 }, + { 0x40a2, 0x0001 }, }, - }, { - 40000000, { - { 0x00b3, 0x0000}, - { 0x2153, 0x0000}, - { 0x40f3, 0x0000} + }, { + 46000000, { + { 0x00b3, 0x0000 }, + { 0x2142, 0x0001 }, + { 0x40a2, 0x0001 }, }, - }, { - 54000000, { - { 0x0072, 0x0001}, - { 0x2142, 0x0001}, - { 0x40a2, 0x0001}, + }, { + 61333000, { + { 0x0072, 0x0001 }, + { 0x2142, 0x0001 }, + { 0x40a2, 0x0001 }, }, - }, { - 65000000, { - { 0x0072, 0x0001}, - { 0x2142, 0x0001}, - { 0x40a2, 0x0001}, + }, { + 73600000, { + { 0x0072, 0x0001 }, + { 0x2142, 0x0001 }, + { 0x4061, 0x0002 }, }, - }, { - 66000000, { - { 0x013e, 0x0003}, - { 0x217e, 0x0002}, - { 0x4061, 0x0002} + }, { + 92000000, { + { 0x0072, 0x0001 }, + { 0x2145, 0x0002 }, + { 0x4061, 0x0002 }, + }, + }, { + 122666000, { + { 0x0051, 0x0002 }, + { 0x2145, 0x0002 }, + { 0x4061, 0x0002 }, }, - }, { - 74250000, { - { 0x0072, 0x0001}, - { 0x2145, 0x0002}, - { 0x4061, 0x0002} + }, { + 147200000, { + { 0x0051, 0x0002 }, + { 0x2145, 0x0002 }, + { 0x4064, 0x0003 }, }, - }, { - 83500000, { - { 0x0072, 0x0001}, + }, { + 184000000, { + { 0x0051, 0x0002 }, + { 0x214c, 0x0003 }, + { 0x4064, 0x0003 }, }, - }, { - 108000000, { - { 0x0051, 0x0002}, - { 0x2145, 0x0002}, - { 0x4061, 0x0002} + }, { + 226666000, { + { 0x0040, 0x0003 }, + { 0x214c, 0x0003 }, + { 0x4064, 0x0003 }, }, - }, { - 106500000, { - { 0x0051, 0x0002}, - { 0x2145, 0x0002}, - { 0x4061, 0x0002} + }, { + 272000000, { + { 0x0040, 0x0003 }, + { 0x214c, 0x0003 }, + { 0x5a64, 0x0003 }, }, - }, { - 146250000, { - { 0x0051, 0x0002}, - { 0x2145, 0x0002}, - { 0x4061, 0x0002} + }, { + 340000000, { + { 0x0040, 0x0003 }, + { 0x3b4c, 0x0003 }, + { 0x5a64, 0x0003 }, }, - }, { - 148500000, { - { 0x0051, 0x0003}, - { 0x214c, 0x0003}, - { 0x4064, 0x0003} + }, { + 600000000, { + { 0x1a40, 0x0003 }, + { 0x3b4c, 0x0003 }, + { 0x5a64, 0x0003 }, }, - }, { + }, { ~0UL, { - { 0x00a0, 0x000a }, - { 0x2001, 0x000f }, - { 0x4002, 0x000f }, + { 0x0000, 0x0000 }, + { 0x0000, 0x0000 }, + { 0x0000, 0x0000 }, }, } }; -- 1.9.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758701AbcGKLF4 (ORCPT ); Mon, 11 Jul 2016 07:05:56 -0400 Received: from lucky1.263xmail.com ([211.157.147.130]:58680 "EHLO lucky1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758622AbcGKLFx (ORCPT ); Mon, 11 Jul 2016 07:05:53 -0400 X-263anti-spam: KSV:0; X-MAIL-GRAY: 1 X-MAIL-DELIVERY: 0 X-KSVirus-check: 0 X-ABS-CHECKED: 4 X-ADDR-CHECKED: 0 X-RL-SENDER: ykk@rock-chips.com X-FST-TO: mark.yao@rock-chips.com X-SENDER-IP: 58.22.7.114 X-LOGIN-NAME: ykk@rock-chips.com X-UNIQUE-TAG: <929e41f952c865e58917929aebcf5265> X-ATTACHMENT-NUM: 0 X-DNS-TYPE: 0 From: Yakir Yang To: Mark Yao , Heiko Stuebner , Rob Herring , Russell King , Philipp Zabel , Andy Yan Cc: David Airlie , Daniel Vetter , Kumar Gala , Zheng Yang , xhc@rock-chips.com, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-rockchip@lists.infradead.org, linux-arm-kernel@lists.infradead.org, Douglas Anderson , Yakir Yang Subject: [PATCH v1 3/6] drm/rockchip: dw_hdmi: Use auto-generated tables Date: Mon, 11 Jul 2016 19:05:42 +0800 Message-Id: <1468235142-29503-1-git-send-email-ykk@rock-chips.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1468235079-29152-1-git-send-email-ykk@rock-chips.com> References: <1468235079-29152-1-git-send-email-ykk@rock-chips.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Douglas Anderson The previous tables for mpll_cfg and curr_ctrl were created using the 20-pages of example settings provided by the PHY vendor. Those example settings weren't particularly dense, so there were places where we were guessing what the settings would be for 10-bit and 12-bit (not that we use those anyway). It was also always a lot of extra work every time we wanted to add a new clock rate since we had to cross-reference several tables. In I've gone through the work to figure out how to generate this table automatically. Let's now use the automatically generated table and then we'll never need to look at it again. We only support 8-bit mode right now and only support a small number of clock rates and and I've verified that the only 8-bit rate that was affected was 148.5. That mode appears to have been wrong in the old table. Signed-off-by: Douglas Anderson Signed-off-by: Yakir Yang Reviewed-by: Stéphane Marchesin --- drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c | 130 +++++++++++++++------------- 1 file changed, 69 insertions(+), 61 deletions(-) diff --git a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c index cdb63ac..8cb9ed2 100644 --- a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c +++ b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c @@ -34,80 +34,88 @@ struct rockchip_hdmi { static const struct dw_hdmi_mpll_config rockchip_mpll_cfg[] = { { - 27000000, { - { 0x00b3, 0x0000}, - { 0x2153, 0x0000}, - { 0x40f3, 0x0000} + 30666000, { + { 0x00b3, 0x0000 }, + { 0x2153, 0x0000 }, + { 0x40f3, 0x0000 }, }, - }, { - 36000000, { - { 0x00b3, 0x0000}, - { 0x2153, 0x0000}, - { 0x40f3, 0x0000} + }, { + 36800000, { + { 0x00b3, 0x0000 }, + { 0x2153, 0x0000 }, + { 0x40a2, 0x0001 }, }, - }, { - 40000000, { - { 0x00b3, 0x0000}, - { 0x2153, 0x0000}, - { 0x40f3, 0x0000} + }, { + 46000000, { + { 0x00b3, 0x0000 }, + { 0x2142, 0x0001 }, + { 0x40a2, 0x0001 }, }, - }, { - 54000000, { - { 0x0072, 0x0001}, - { 0x2142, 0x0001}, - { 0x40a2, 0x0001}, + }, { + 61333000, { + { 0x0072, 0x0001 }, + { 0x2142, 0x0001 }, + { 0x40a2, 0x0001 }, }, - }, { - 65000000, { - { 0x0072, 0x0001}, - { 0x2142, 0x0001}, - { 0x40a2, 0x0001}, + }, { + 73600000, { + { 0x0072, 0x0001 }, + { 0x2142, 0x0001 }, + { 0x4061, 0x0002 }, }, - }, { - 66000000, { - { 0x013e, 0x0003}, - { 0x217e, 0x0002}, - { 0x4061, 0x0002} + }, { + 92000000, { + { 0x0072, 0x0001 }, + { 0x2145, 0x0002 }, + { 0x4061, 0x0002 }, + }, + }, { + 122666000, { + { 0x0051, 0x0002 }, + { 0x2145, 0x0002 }, + { 0x4061, 0x0002 }, }, - }, { - 74250000, { - { 0x0072, 0x0001}, - { 0x2145, 0x0002}, - { 0x4061, 0x0002} + }, { + 147200000, { + { 0x0051, 0x0002 }, + { 0x2145, 0x0002 }, + { 0x4064, 0x0003 }, }, - }, { - 83500000, { - { 0x0072, 0x0001}, + }, { + 184000000, { + { 0x0051, 0x0002 }, + { 0x214c, 0x0003 }, + { 0x4064, 0x0003 }, }, - }, { - 108000000, { - { 0x0051, 0x0002}, - { 0x2145, 0x0002}, - { 0x4061, 0x0002} + }, { + 226666000, { + { 0x0040, 0x0003 }, + { 0x214c, 0x0003 }, + { 0x4064, 0x0003 }, }, - }, { - 106500000, { - { 0x0051, 0x0002}, - { 0x2145, 0x0002}, - { 0x4061, 0x0002} + }, { + 272000000, { + { 0x0040, 0x0003 }, + { 0x214c, 0x0003 }, + { 0x5a64, 0x0003 }, }, - }, { - 146250000, { - { 0x0051, 0x0002}, - { 0x2145, 0x0002}, - { 0x4061, 0x0002} + }, { + 340000000, { + { 0x0040, 0x0003 }, + { 0x3b4c, 0x0003 }, + { 0x5a64, 0x0003 }, }, - }, { - 148500000, { - { 0x0051, 0x0003}, - { 0x214c, 0x0003}, - { 0x4064, 0x0003} + }, { + 600000000, { + { 0x1a40, 0x0003 }, + { 0x3b4c, 0x0003 }, + { 0x5a64, 0x0003 }, }, - }, { + }, { ~0UL, { - { 0x00a0, 0x000a }, - { 0x2001, 0x000f }, - { 0x4002, 0x000f }, + { 0x0000, 0x0000 }, + { 0x0000, 0x0000 }, + { 0x0000, 0x0000 }, }, } }; -- 1.9.1