From mboxrd@z Thu Jan 1 00:00:00 1970 From: CK Hu Subject: Re: [PATCH v6 10/10] arm: dts: mt2701: Add display subsystem related nodes for MT2701 Date: Fri, 5 Aug 2016 14:18:26 +0800 Message-ID: <1470377906.16554.23.camel@mtksdaap41> References: <1470308844-20895-1-git-send-email-yt.shen@mediatek.com> <1470308844-20895-11-git-send-email-yt.shen@mediatek.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <1470308844-20895-11-git-send-email-yt.shen@mediatek.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: YT Shen Cc: Mark Rutland , devicetree@vger.kernel.org, Russell King , Pawel Moll , Ian Campbell , emil.l.velikov@gmail.com, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Mao Huang , srv_heupstream@mediatek.com, Rob Herring , linux-mediatek@lists.infradead.org, Kumar Gala , Matthias Brugger , yingjoe.chen@mediatek.com, Sascha Hauer , linux-arm-kernel@lists.infradead.org List-Id: linux-mediatek@lists.infradead.org SGksIFlUOgoKT24gVGh1LCAyMDE2LTA4LTA0IGF0IDE5OjA3ICswODAwLCBZVCBTaGVuIHdyb3Rl Ogo+IFRoaXMgcGF0Y2ggYWRkcyB0aGUgZGV2aWNlIG5vZGVzIGZvciB0aGUgRElTUCBmdW5jdGlv biBibG9ja3MgZm9yIE1UMjcwMQo+IAo+IFNpZ25lZC1vZmYtYnk6IFlUIFNoZW4gPHl0LnNoZW5A bWVkaWF0ZWsuY29tPgo+IC0tLQo+ICBhcmNoL2FybS9ib290L2R0cy9tdDI3MDEuZHRzaSB8ICAg ODYgKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysKPiAgMSBmaWxlIGNo YW5nZWQsIDg2IGluc2VydGlvbnMoKykKPiAKPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9k dHMvbXQyNzAxLmR0c2kgYi9hcmNoL2FybS9ib290L2R0cy9tdDI3MDEuZHRzaQo+IGluZGV4IGYz MTM2YmQuLjhmMzVhMGQgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9hcm0vYm9vdC9kdHMvbXQyNzAxLmR0 c2kKPiArKysgYi9hcmNoL2FybS9ib290L2R0cy9tdDI3MDEuZHRzaQo+IEBAIC0yNCw2ICsyNCwx MSBAQAo+ICAJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDI3MDEiOwo+ICAJaW50ZXJydXB0LXBh cmVudCA9IDwmc3lzaXJxPjsKPiAgCj4gKwlhbGlhc2VzIHsKPiArCQlyZG1hMCA9ICZyZG1hMDsK PiArCQlyZG1hMSA9ICZyZG1hMTsKPiArCX07Cj4gKwo+ICAJY3B1cyB7Cj4gIAkJI2FkZHJlc3Mt Y2VsbHMgPSA8MT47Cj4gIAkJI3NpemUtY2VsbHMgPSA8MD47Cj4gQEAgLTE3MSw2ICsxNzYsMTYg QEAKPiAgCQlwb3dlci1kb21haW5zID0gPCZzY3BzeXMgTVQyNzAxX1BPV0VSX0RPTUFJTl9ESVNQ PjsKPiAgCX07Cj4gIAo+ICsJbWlwaV90eDA6IG1pcGktZHBoeUAxMDAxMDAwMCB7Cj4gKwkJY29t cGF0aWJsZSA9ICJtZWRpYXRlayxtdDI3MDEtbWlwaS10eCI7Cj4gKwkJcmVnID0gPDAgMHgxMDAx MDAwMCAwIDB4OTA+Owo+ICsJCWNsb2NrcyA9IDwmY2xrMjZtPjsKPiArCQljbG9jay1vdXRwdXQt bmFtZXMgPSAibWlwaV90eDBfcGxsIjsKPiArCQkjY2xvY2stY2VsbHMgPSA8MD47Cj4gKwkJI3Bo eS1jZWxscyA9IDwwPjsKPiArCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJfTsKPiArCj4gIAlz eXNpcnE6IGludGVycnVwdC1jb250cm9sbGVyQDEwMjAwMTAwIHsKPiAgCQljb21wYXRpYmxlID0g Im1lZGlhdGVrLG10MjcwMS1zeXNpcnEiLAo+ICAJCQkgICAgICJtZWRpYXRlayxtdDY1Nzctc3lz aXJxIjsKPiBAQCAtMjU1LDYgKzI3MCw2OCBAQAo+ICAJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4g IAl9Owo+ICAKPiArCW92bEAxNDAwNzAwMCB7Cj4gKwkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxt dDI3MDEtZGlzcC1vdmwiOwo+ICsJCXJlZyA9IDwwIDB4MTQwMDcwMDAgMCAweDEwMDA+Owo+ICsJ CWludGVycnVwdHMgPSA8R0lDX1NQSSAxNTMgSVJRX1RZUEVfTEVWRUxfTE9XPjsKPiArCQljbG9j a3MgPSA8Jm1tc3lzIENMS19NTV9ESVNQX09WTD47Cj4gKwkJaW9tbXVzID0gPCZpb21tdSBNVDI3 MDFfTTRVX1BPUlRfRElTUF9PVkxfMD47Cj4gKwkJbWVkaWF0ZWssbGFyYiA9IDwmbGFyYjA+Owo+ ICsJfTsKPiArCj4gKwlyZG1hMDogcmRtYUAxNDAwODAwMCB7Cj4gKwkJY29tcGF0aWJsZSA9ICJt ZWRpYXRlayxtdDI3MDEtZGlzcC1yZG1hIjsKPiArCQlyZWcgPSA8MCAweDE0MDA4MDAwIDAgMHgx MDAwPjsKPiArCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTUyIElSUV9UWVBFX0xFVkVMX0xPVz47 Cj4gKwkJY2xvY2tzID0gPCZtbXN5cyBDTEtfTU1fRElTUF9SRE1BPjsKPiArCQlpb21tdXMgPSA8 JmlvbW11IE1UMjcwMV9NNFVfUE9SVF9ESVNQX1JETUE+Owo+ICsJCW1lZGlhdGVrLGxhcmIgPSA8 JmxhcmIwPjsKPiArCX07Cj4gKwo+ICsJd2RtYUAxNDAwOTAwMCB7Cj4gKwkJY29tcGF0aWJsZSA9 ICJtZWRpYXRlayxtdDI3MDEtZGlzcC13ZG1hIjsKPiArCQlyZWcgPSA8MCAweDE0MDA5MDAwIDAg MHgxMDAwPjsKPiArCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTU0IElSUV9UWVBFX0xFVkVMX0xP Vz47Cj4gKwkJY2xvY2tzID0gPCZtbXN5cyBDTEtfTU1fRElTUF9XRE1BPjsKPiArCQlpb21tdXMg PSA8JmlvbW11IE1UMjcwMV9NNFVfUE9SVF9ESVNQX1dETUE+Owo+ICsJCW1lZGlhdGVrLGxhcmIg PSA8JmxhcmIwPjsKPiArCX07Cj4gKwo+ICsJYmxzQDE0MDBhMDAwIHsKPiArCQljb21wYXRpYmxl ID0gIm1lZGlhdGVrLG10MjcwMS1kaXNwLXB3bSI7Cj4gKwkJcmVnID0gPDAgMHgxNDAwYTAwMCAw IDB4MTAwMD47Cj4gKwkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDE1NSBJUlFfVFlQRV9MRVZFTF9M T1c+Owo+ICsJCWNsb2NrcyA9IDwmbW1zeXMgQ0xLX01NX0RJU1BfQkxTPjsKPiArCX07CgpZb3Ug ZGVwZW5kcyBvbiBbMV0sIGJ1dCB0aGF0IHNlcmllcyBpbmNsdWRlIFsyXSB3aGljaCBhbHNvIGFk ZCBhCmRpc3BfYmxzIG5vZGUgd2hpY2ggaGFzIHRoZSBzYW1lIGNvbXBhdGlibGUgc3RyaW5nCiJt ZWRpYXRlayxtdDI3MDEtZGlzcC1wd20iLiBJZiB0aGVzZSB0d28gbm9kZSBhcmUgdGhlIHNhbWUs IGp1c3QgYWRkIGl0CmluIG9uZSBwYXRjaC4gSWYgdGhleSBhcmUgZGlmZmVyZW50LCBkbyBub3Qg dXNlIHRoZSBzYW1lIGNvbXBhdGlibGUKc3RyaW5nLgoKWzFdIGh0dHBzOi8vcGF0Y2h3b3JrLmtl cm5lbC5vcmcvcGF0Y2gvOTIyMjk5Ny8gKCJkdC1iaW5kaW5nczogcHdtOiBBZGQKTWVkaWFUZWsg ZGlzcGxheSBQV00gYmluZGluZ3MiKQpbMl0gaHR0cHM6Ly9wYXRjaHdvcmsua2VybmVsLm9yZy9w YXRjaC85MjIzMDA1Lwo+ICsKPiArCWNvbG9yQDE0MDBiMDAwIHsKPiArCQljb21wYXRpYmxlID0g Im1lZGlhdGVrLG10MjcwMS1kaXNwLWNvbG9yIjsKPiArCQlyZWcgPSA8MCAweDE0MDBiMDAwIDAg MHgxMDAwPjsKPiArCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTU2IElSUV9UWVBFX0xFVkVMX0xP Vz47Cj4gKwkJY2xvY2tzID0gPCZtbXN5cyBDTEtfTU1fRElTUF9DT0xPUj47Cj4gKwl9Owo+ICsK PiArCWRzaTA6IGRzaUAxNDAwYzAwMCB7Cj4gKwkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDI3 MDEtZHNpIjsKPiArCQlyZWcgPSA8MCAweDE0MDBjMDAwIDAgMHgxMDAwPjsKPiArCQlpbnRlcnJ1 cHRzID0gPEdJQ19TUEkgMTU3IElSUV9UWVBFX0xFVkVMX0xPVz47Cj4gKwkJY2xvY2tzID0gPCZt bXN5cyBDTEtfTU1fRFNJX0VOR0lORT4sIDwmbW1zeXMgQ0xLX01NX0RTSV9ESUc+LAo+ICsJCQkg PCZtaXBpX3R4MD47Cj4gKwkJY2xvY2stbmFtZXMgPSAiZW5naW5lIiwgImRpZ2l0YWwiLCAiaHMi Owo+ICsJCW1lZGlhdGVrLHN5c2Nvbi1kc2kgPSA8Jm1tc3lzIDB4MTM4PjsKPiArCQltZWRpYXRl ayxzc2MtcmFuZ2UgPSA8NT47Cj4gKwkJcGh5cyA9IDwmbWlwaV90eDA+Owo+ICsJCXBoeS1uYW1l cyA9ICJkcGh5IjsKPiArCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJfTsKPiArCj4gKwltdXRl eDogbXV0ZXhAMTQwMGUwMDAgewo+ICsJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQyNzAxLWRp c3AtbXV0ZXgiOwo+ICsJCXJlZyA9IDwwIDB4MTQwMGUwMDAgMCAweDEwMDA+Owo+ICsJCWludGVy cnVwdHMgPSA8R0lDX1NQSSAxNjEgSVJRX1RZUEVfTEVWRUxfTE9XPjsKPiArCQljbG9ja3MgPSA8 Jm1tc3lzIENMS19NTV9NVVRFWF8zMks+Owo+ICsJfTsKPiArCj4gIAlsYXJiMDogbGFyYkAxNDAx MDAwMCB7Cj4gIAkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDI3MDEtc21pLWxhcmIiOwo+ICAJ CXJlZyA9IDwwIDB4MTQwMTAwMDAgMCAweDEwMDA+Owo+IEBAIC0yNjYsNiArMzQzLDE1IEBACj4g IAkJcG93ZXItZG9tYWlucyA9IDwmc2Nwc3lzIE1UMjcwMV9QT1dFUl9ET01BSU5fRElTUD47Cj4g IAl9Owo+ICAKPiArCXJkbWExOiByZG1hQDE0MDEyMDAwIHsKPiArCQljb21wYXRpYmxlID0gIm1l ZGlhdGVrLG10MjcwMS1kaXNwLXJkbWEiOwo+ICsJCXJlZyA9IDwwIDB4MTQwMTIwMDAgMCAweDEw MDA+Owo+ICsJCWludGVycnVwdHMgPSA8R0lDX1NQSSAxNjQgSVJRX1RZUEVfTEVWRUxfTE9XPjsK PiArCQljbG9ja3MgPSA8Jm1tc3lzIENMS19NTV9ESVNQX1JETUExPjsKPiArCQlpb21tdXMgPSA8 JmlvbW11IE1UMjcwMV9NNFVfUE9SVF9ESVNQX1JETUExPjsKPiArCQltZWRpYXRlayxsYXJiID0g PCZsYXJiMD47Cj4gKwl9Owo+ICsKPiAgCWltZ3N5czogc3lzY29uQDE1MDAwMDAwIHsKPiAgCQlj b21wYXRpYmxlID0gIm1lZGlhdGVrLG10MjcwMS1pbWdzeXMiLCAic3lzY29uIjsKPiAgCQlyZWcg PSA8MCAweDE1MDAwMDAwIDAgMHgxMDAwPjsKClJlZ2FyZHMsCkNLCgpfX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2ZWwgbWFpbGluZyBsaXN0CmRy aS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5v cmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 From: ck.hu@mediatek.com (CK Hu) Date: Fri, 5 Aug 2016 14:18:26 +0800 Subject: [PATCH v6 10/10] arm: dts: mt2701: Add display subsystem related nodes for MT2701 In-Reply-To: <1470308844-20895-11-git-send-email-yt.shen@mediatek.com> References: <1470308844-20895-1-git-send-email-yt.shen@mediatek.com> <1470308844-20895-11-git-send-email-yt.shen@mediatek.com> Message-ID: <1470377906.16554.23.camel@mtksdaap41> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Hi, YT: On Thu, 2016-08-04 at 19:07 +0800, YT Shen wrote: > This patch adds the device nodes for the DISP function blocks for MT2701 > > Signed-off-by: YT Shen > --- > arch/arm/boot/dts/mt2701.dtsi | 86 +++++++++++++++++++++++++++++++++++++++++ > 1 file changed, 86 insertions(+) > > diff --git a/arch/arm/boot/dts/mt2701.dtsi b/arch/arm/boot/dts/mt2701.dtsi > index f3136bd..8f35a0d 100644 > --- a/arch/arm/boot/dts/mt2701.dtsi > +++ b/arch/arm/boot/dts/mt2701.dtsi > @@ -24,6 +24,11 @@ > compatible = "mediatek,mt2701"; > interrupt-parent = <&sysirq>; > > + aliases { > + rdma0 = &rdma0; > + rdma1 = &rdma1; > + }; > + > cpus { > #address-cells = <1>; > #size-cells = <0>; > @@ -171,6 +176,16 @@ > power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>; > }; > > + mipi_tx0: mipi-dphy at 10010000 { > + compatible = "mediatek,mt2701-mipi-tx"; > + reg = <0 0x10010000 0 0x90>; > + clocks = <&clk26m>; > + clock-output-names = "mipi_tx0_pll"; > + #clock-cells = <0>; > + #phy-cells = <0>; > + status = "disabled"; > + }; > + > sysirq: interrupt-controller at 10200100 { > compatible = "mediatek,mt2701-sysirq", > "mediatek,mt6577-sysirq"; > @@ -255,6 +270,68 @@ > status = "disabled"; > }; > > + ovl at 14007000 { > + compatible = "mediatek,mt2701-disp-ovl"; > + reg = <0 0x14007000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_OVL>; > + iommus = <&iommu MT2701_M4U_PORT_DISP_OVL_0>; > + mediatek,larb = <&larb0>; > + }; > + > + rdma0: rdma at 14008000 { > + compatible = "mediatek,mt2701-disp-rdma"; > + reg = <0 0x14008000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_RDMA>; > + iommus = <&iommu MT2701_M4U_PORT_DISP_RDMA>; > + mediatek,larb = <&larb0>; > + }; > + > + wdma at 14009000 { > + compatible = "mediatek,mt2701-disp-wdma"; > + reg = <0 0x14009000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_WDMA>; > + iommus = <&iommu MT2701_M4U_PORT_DISP_WDMA>; > + mediatek,larb = <&larb0>; > + }; > + > + bls at 1400a000 { > + compatible = "mediatek,mt2701-disp-pwm"; > + reg = <0 0x1400a000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_BLS>; > + }; You depends on [1], but that series include [2] which also add a disp_bls node which has the same compatible string "mediatek,mt2701-disp-pwm". If these two node are the same, just add it in one patch. If they are different, do not use the same compatible string. [1] https://patchwork.kernel.org/patch/9222997/ ("dt-bindings: pwm: Add MediaTek display PWM bindings") [2] https://patchwork.kernel.org/patch/9223005/ > + > + color at 1400b000 { > + compatible = "mediatek,mt2701-disp-color"; > + reg = <0 0x1400b000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_COLOR>; > + }; > + > + dsi0: dsi at 1400c000 { > + compatible = "mediatek,mt2701-dsi"; > + reg = <0 0x1400c000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DSI_ENGINE>, <&mmsys CLK_MM_DSI_DIG>, > + <&mipi_tx0>; > + clock-names = "engine", "digital", "hs"; > + mediatek,syscon-dsi = <&mmsys 0x138>; > + mediatek,ssc-range = <5>; > + phys = <&mipi_tx0>; > + phy-names = "dphy"; > + status = "disabled"; > + }; > + > + mutex: mutex at 1400e000 { > + compatible = "mediatek,mt2701-disp-mutex"; > + reg = <0 0x1400e000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_MUTEX_32K>; > + }; > + > larb0: larb at 14010000 { > compatible = "mediatek,mt2701-smi-larb"; > reg = <0 0x14010000 0 0x1000>; > @@ -266,6 +343,15 @@ > power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>; > }; > > + rdma1: rdma at 14012000 { > + compatible = "mediatek,mt2701-disp-rdma"; > + reg = <0 0x14012000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_RDMA1>; > + iommus = <&iommu MT2701_M4U_PORT_DISP_RDMA1>; > + mediatek,larb = <&larb0>; > + }; > + > imgsys: syscon at 15000000 { > compatible = "mediatek,mt2701-imgsys", "syscon"; > reg = <0 0x15000000 0 0x1000>; Regards, CK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1030364AbcHEGS4 (ORCPT ); Fri, 5 Aug 2016 02:18:56 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:41210 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S966261AbcHEGSw (ORCPT ); Fri, 5 Aug 2016 02:18:52 -0400 Message-ID: <1470377906.16554.23.camel@mtksdaap41> Subject: Re: [PATCH v6 10/10] arm: dts: mt2701: Add display subsystem related nodes for MT2701 From: CK Hu To: YT Shen CC: , Philipp Zabel , Rob Herring , Pawel Moll , "Mark Rutland" , Ian Campbell , Kumar Gala , "Russell King" , David Airlie , "Matthias Brugger" , Mao Huang , "Bibby Hsieh" , , , , , , "Sascha Hauer" , , , Date: Fri, 5 Aug 2016 14:18:26 +0800 In-Reply-To: <1470308844-20895-11-git-send-email-yt.shen@mediatek.com> References: <1470308844-20895-1-git-send-email-yt.shen@mediatek.com> <1470308844-20895-11-git-send-email-yt.shen@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 Content-Transfer-Encoding: 7bit MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, YT: On Thu, 2016-08-04 at 19:07 +0800, YT Shen wrote: > This patch adds the device nodes for the DISP function blocks for MT2701 > > Signed-off-by: YT Shen > --- > arch/arm/boot/dts/mt2701.dtsi | 86 +++++++++++++++++++++++++++++++++++++++++ > 1 file changed, 86 insertions(+) > > diff --git a/arch/arm/boot/dts/mt2701.dtsi b/arch/arm/boot/dts/mt2701.dtsi > index f3136bd..8f35a0d 100644 > --- a/arch/arm/boot/dts/mt2701.dtsi > +++ b/arch/arm/boot/dts/mt2701.dtsi > @@ -24,6 +24,11 @@ > compatible = "mediatek,mt2701"; > interrupt-parent = <&sysirq>; > > + aliases { > + rdma0 = &rdma0; > + rdma1 = &rdma1; > + }; > + > cpus { > #address-cells = <1>; > #size-cells = <0>; > @@ -171,6 +176,16 @@ > power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>; > }; > > + mipi_tx0: mipi-dphy@10010000 { > + compatible = "mediatek,mt2701-mipi-tx"; > + reg = <0 0x10010000 0 0x90>; > + clocks = <&clk26m>; > + clock-output-names = "mipi_tx0_pll"; > + #clock-cells = <0>; > + #phy-cells = <0>; > + status = "disabled"; > + }; > + > sysirq: interrupt-controller@10200100 { > compatible = "mediatek,mt2701-sysirq", > "mediatek,mt6577-sysirq"; > @@ -255,6 +270,68 @@ > status = "disabled"; > }; > > + ovl@14007000 { > + compatible = "mediatek,mt2701-disp-ovl"; > + reg = <0 0x14007000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_OVL>; > + iommus = <&iommu MT2701_M4U_PORT_DISP_OVL_0>; > + mediatek,larb = <&larb0>; > + }; > + > + rdma0: rdma@14008000 { > + compatible = "mediatek,mt2701-disp-rdma"; > + reg = <0 0x14008000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_RDMA>; > + iommus = <&iommu MT2701_M4U_PORT_DISP_RDMA>; > + mediatek,larb = <&larb0>; > + }; > + > + wdma@14009000 { > + compatible = "mediatek,mt2701-disp-wdma"; > + reg = <0 0x14009000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_WDMA>; > + iommus = <&iommu MT2701_M4U_PORT_DISP_WDMA>; > + mediatek,larb = <&larb0>; > + }; > + > + bls@1400a000 { > + compatible = "mediatek,mt2701-disp-pwm"; > + reg = <0 0x1400a000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_BLS>; > + }; You depends on [1], but that series include [2] which also add a disp_bls node which has the same compatible string "mediatek,mt2701-disp-pwm". If these two node are the same, just add it in one patch. If they are different, do not use the same compatible string. [1] https://patchwork.kernel.org/patch/9222997/ ("dt-bindings: pwm: Add MediaTek display PWM bindings") [2] https://patchwork.kernel.org/patch/9223005/ > + > + color@1400b000 { > + compatible = "mediatek,mt2701-disp-color"; > + reg = <0 0x1400b000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_COLOR>; > + }; > + > + dsi0: dsi@1400c000 { > + compatible = "mediatek,mt2701-dsi"; > + reg = <0 0x1400c000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DSI_ENGINE>, <&mmsys CLK_MM_DSI_DIG>, > + <&mipi_tx0>; > + clock-names = "engine", "digital", "hs"; > + mediatek,syscon-dsi = <&mmsys 0x138>; > + mediatek,ssc-range = <5>; > + phys = <&mipi_tx0>; > + phy-names = "dphy"; > + status = "disabled"; > + }; > + > + mutex: mutex@1400e000 { > + compatible = "mediatek,mt2701-disp-mutex"; > + reg = <0 0x1400e000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_MUTEX_32K>; > + }; > + > larb0: larb@14010000 { > compatible = "mediatek,mt2701-smi-larb"; > reg = <0 0x14010000 0 0x1000>; > @@ -266,6 +343,15 @@ > power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>; > }; > > + rdma1: rdma@14012000 { > + compatible = "mediatek,mt2701-disp-rdma"; > + reg = <0 0x14012000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DISP_RDMA1>; > + iommus = <&iommu MT2701_M4U_PORT_DISP_RDMA1>; > + mediatek,larb = <&larb0>; > + }; > + > imgsys: syscon@15000000 { > compatible = "mediatek,mt2701-imgsys", "syscon"; > reg = <0 0x15000000 0 0x1000>; Regards, CK