From mboxrd@z Thu Jan 1 00:00:00 1970 From: shawnguo@kernel.org (Shawn Guo) Date: Mon, 31 Oct 2016 17:17:23 +0800 Subject: [PATCH v4 1/3] dt-bindings: add bindings doc for ZTE VOU display controller In-Reply-To: <1477905445-4983-1-git-send-email-shawnguo@kernel.org> References: <1477905445-4983-1-git-send-email-shawnguo@kernel.org> Message-ID: <1477905445-4983-2-git-send-email-shawnguo@kernel.org> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org From: Shawn Guo It adds initial bindings doc for ZTE VOU display controller. HDMI is the only supported output device right now. Signed-off-by: Shawn Guo Acked-by: Rob Herring --- .../devicetree/bindings/display/zte,vou.txt | 84 ++++++++++++++++++++++ 1 file changed, 84 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/zte,vou.txt diff --git a/Documentation/devicetree/bindings/display/zte,vou.txt b/Documentation/devicetree/bindings/display/zte,vou.txt new file mode 100644 index 000000000000..740e5bd2e4f7 --- /dev/null +++ b/Documentation/devicetree/bindings/display/zte,vou.txt @@ -0,0 +1,84 @@ +ZTE VOU Display Controller + +This is a display controller found on ZTE ZX296718 SoC. It includes multiple +Graphic Layer (GL) and Video Layer (VL), two Mixers/Channels, and a few blocks +handling scaling, color space conversion etc. VOU also integrates the support +for typical output devices, like HDMI, TV Encoder, VGA, and RGB LCD. + +* Master VOU node + +It must be the parent node of all the sub-device nodes. + +Required properties: + - compatible: should be "zte,zx296718-vou" + - #address-cells: should be <1> + - #size-cells: should be <1> + - ranges: list of address translations between VOU and sub-devices + +* VOU DPC device + +Required properties: + - compatible: should be "zte,zx296718-dpc" + - reg: Physical base address and length of DPC register regions, one for each + entry in 'reg-names' + - reg-names: The names of register regions. The following regions are required: + "osd" + "timing_ctrl" + "dtrc" + "vou_ctrl" + "otfppu" + - interrupts: VOU DPC interrupt number to CPU + - clocks: A list of phandle + clock-specifier pairs, one for each entry + in 'clock-names' + - clock-names: A list of clock names. The following clocks are required: + "aclk" + "ppu_wclk" + "main_wclk" + "aux_wclk" + +* HDMI output device + +Required properties: + - compatible: should be "zte,zx296718-hdmi" + - reg: Physical base address and length of the HDMI device IO region + - interrupts : HDMI interrupt number to CPU + - clocks: A list of phandle + clock-specifier pairs, one for each entry + in 'clock-names' + - clock-names: A list of clock names. The following clocks are required: + "osc_cec" + "osc_clk" + "xclk" + +Example: + +vou: vou at 1440000 { + compatible = "zte,zx296718-vou"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x1440000 0x10000>; + + dpc: dpc at 0 { + compatible = "zte,zx296718-dpc"; + reg = <0x0000 0x1000>, <0x1000 0x1000>, + <0x5000 0x1000>, <0x6000 0x1000>, + <0xa000 0x1000>; + reg-names = "osd", "timing_ctrl", + "dtrc", "vou_ctrl", + "otfppu"; + interrupts = ; + clocks = <&topcrm VOU_ACLK>, <&topcrm VOU_PPU_WCLK>, + <&topcrm VOU_MAIN_WCLK>, <&topcrm VOU_AUX_WCLK>; + clock-names = "aclk", "ppu_wclk", + "main_wclk", "aux_wclk"; + }; + + hdmi: hdmi at c000 { + compatible = "zte,zx296718-hdmi"; + reg = <0xc000 0x4000>; + interrupts = ; + clocks = <&topcrm HDMI_OSC_CEC>, + <&topcrm HDMI_OSC_CLK>, + <&topcrm HDMI_XCLK>; + clock-names = "osc_cec", "osc_clk", "xclk"; + }; +}; -- 1.9.1 From mboxrd@z Thu Jan 1 00:00:00 1970 From: Shawn Guo Subject: [PATCH v4 1/3] dt-bindings: add bindings doc for ZTE VOU display controller Date: Mon, 31 Oct 2016 17:17:23 +0800 Message-ID: <1477905445-4983-2-git-send-email-shawnguo@kernel.org> References: <1477905445-4983-1-git-send-email-shawnguo@kernel.org> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by gabe.freedesktop.org (Postfix) with ESMTPS id E97D66E1EF for ; Mon, 31 Oct 2016 09:19:52 +0000 (UTC) In-Reply-To: <1477905445-4983-1-git-send-email-shawnguo@kernel.org> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: Daniel Vetter , David Airlie Cc: Baoyou Xie , Emil Velikov , dri-devel@lists.freedesktop.org, Jun Nie , Shawn Guo , linux-arm-kernel@lists.infradead.org List-Id: dri-devel@lists.freedesktop.org RnJvbTogU2hhd24gR3VvIDxzaGF3bi5ndW9AbGluYXJvLm9yZz4KCkl0IGFkZHMgaW5pdGlhbCBi aW5kaW5ncyBkb2MgZm9yIFpURSBWT1UgZGlzcGxheSBjb250cm9sbGVyLiAgSERNSSBpcwp0aGUg b25seSBzdXBwb3J0ZWQgb3V0cHV0IGRldmljZSByaWdodCBub3cuCgpTaWduZWQtb2ZmLWJ5OiBT aGF3biBHdW8gPHNoYXduLmd1b0BsaW5hcm8ub3JnPgpBY2tlZC1ieTogUm9iIEhlcnJpbmcgPHJv YmhAa2VybmVsLm9yZz4KLS0tCiAuLi4vZGV2aWNldHJlZS9iaW5kaW5ncy9kaXNwbGF5L3p0ZSx2 b3UudHh0ICAgICAgICB8IDg0ICsrKysrKysrKysrKysrKysrKysrKysKIDEgZmlsZSBjaGFuZ2Vk LCA4NCBpbnNlcnRpb25zKCspCiBjcmVhdGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZp Y2V0cmVlL2JpbmRpbmdzL2Rpc3BsYXkvenRlLHZvdS50eHQKCmRpZmYgLS1naXQgYS9Eb2N1bWVu dGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZGlzcGxheS96dGUsdm91LnR4dCBiL0RvY3VtZW50 YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9kaXNwbGF5L3p0ZSx2b3UudHh0Cm5ldyBmaWxlIG1v ZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAwMC4uNzQwZTViZDJlNGY3Ci0tLSAvZGV2L251bGwK KysrIGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2Rpc3BsYXkvenRlLHZvdS50 eHQKQEAgLTAsMCArMSw4NCBAQAorWlRFIFZPVSBEaXNwbGF5IENvbnRyb2xsZXIKKworVGhpcyBp cyBhIGRpc3BsYXkgY29udHJvbGxlciBmb3VuZCBvbiBaVEUgWlgyOTY3MTggU29DLiAgSXQgaW5j bHVkZXMgbXVsdGlwbGUKK0dyYXBoaWMgTGF5ZXIgKEdMKSBhbmQgVmlkZW8gTGF5ZXIgKFZMKSwg dHdvIE1peGVycy9DaGFubmVscywgYW5kIGEgZmV3IGJsb2NrcworaGFuZGxpbmcgc2NhbGluZywg Y29sb3Igc3BhY2UgY29udmVyc2lvbiBldGMuICBWT1UgYWxzbyBpbnRlZ3JhdGVzIHRoZSBzdXBw b3J0Citmb3IgdHlwaWNhbCBvdXRwdXQgZGV2aWNlcywgbGlrZSBIRE1JLCBUViBFbmNvZGVyLCBW R0EsIGFuZCBSR0IgTENELgorCisqIE1hc3RlciBWT1Ugbm9kZQorCitJdCBtdXN0IGJlIHRoZSBw YXJlbnQgbm9kZSBvZiBhbGwgdGhlIHN1Yi1kZXZpY2Ugbm9kZXMuCisKK1JlcXVpcmVkIHByb3Bl cnRpZXM6CisgLSBjb21wYXRpYmxlOiBzaG91bGQgYmUgInp0ZSx6eDI5NjcxOC12b3UiCisgLSAj YWRkcmVzcy1jZWxsczogc2hvdWxkIGJlIDwxPgorIC0gI3NpemUtY2VsbHM6IHNob3VsZCBiZSA8 MT4KKyAtIHJhbmdlczogbGlzdCBvZiBhZGRyZXNzIHRyYW5zbGF0aW9ucyBiZXR3ZWVuIFZPVSBh bmQgc3ViLWRldmljZXMKKworKiBWT1UgRFBDIGRldmljZQorCitSZXF1aXJlZCBwcm9wZXJ0aWVz OgorIC0gY29tcGF0aWJsZTogc2hvdWxkIGJlICJ6dGUsengyOTY3MTgtZHBjIgorIC0gcmVnOiBQ aHlzaWNhbCBiYXNlIGFkZHJlc3MgYW5kIGxlbmd0aCBvZiBEUEMgcmVnaXN0ZXIgcmVnaW9ucywg b25lIGZvciBlYWNoCisgICBlbnRyeSBpbiAncmVnLW5hbWVzJworIC0gcmVnLW5hbWVzOiBUaGUg bmFtZXMgb2YgcmVnaXN0ZXIgcmVnaW9ucy4gVGhlIGZvbGxvd2luZyByZWdpb25zIGFyZSByZXF1 aXJlZDoKKwkib3NkIgorCSJ0aW1pbmdfY3RybCIKKwkiZHRyYyIKKwkidm91X2N0cmwiCisJIm90 ZnBwdSIKKyAtIGludGVycnVwdHM6IFZPVSBEUEMgaW50ZXJydXB0IG51bWJlciB0byBDUFUKKyAt IGNsb2NrczogQSBsaXN0IG9mIHBoYW5kbGUgKyBjbG9jay1zcGVjaWZpZXIgcGFpcnMsIG9uZSBm b3IgZWFjaCBlbnRyeQorICAgaW4gJ2Nsb2NrLW5hbWVzJworIC0gY2xvY2stbmFtZXM6IEEgbGlz dCBvZiBjbG9jayBuYW1lcy4gIFRoZSBmb2xsb3dpbmcgY2xvY2tzIGFyZSByZXF1aXJlZDoKKwki YWNsayIKKwkicHB1X3djbGsiCisJIm1haW5fd2NsayIKKwkiYXV4X3djbGsiCisKKyogSERNSSBv dXRwdXQgZGV2aWNlCisKK1JlcXVpcmVkIHByb3BlcnRpZXM6CisgLSBjb21wYXRpYmxlOiBzaG91 bGQgYmUgInp0ZSx6eDI5NjcxOC1oZG1pIgorIC0gcmVnOiBQaHlzaWNhbCBiYXNlIGFkZHJlc3Mg YW5kIGxlbmd0aCBvZiB0aGUgSERNSSBkZXZpY2UgSU8gcmVnaW9uCisgLSBpbnRlcnJ1cHRzIDog SERNSSBpbnRlcnJ1cHQgbnVtYmVyIHRvIENQVQorIC0gY2xvY2tzOiBBIGxpc3Qgb2YgcGhhbmRs ZSArIGNsb2NrLXNwZWNpZmllciBwYWlycywgb25lIGZvciBlYWNoIGVudHJ5CisgICBpbiAnY2xv Y2stbmFtZXMnCisgLSBjbG9jay1uYW1lczogQSBsaXN0IG9mIGNsb2NrIG5hbWVzLiAgVGhlIGZv bGxvd2luZyBjbG9ja3MgYXJlIHJlcXVpcmVkOgorCSJvc2NfY2VjIgorCSJvc2NfY2xrIgorCSJ4 Y2xrIgorCitFeGFtcGxlOgorCit2b3U6IHZvdUAxNDQwMDAwIHsKKwljb21wYXRpYmxlID0gInp0 ZSx6eDI5NjcxOC12b3UiOworCSNhZGRyZXNzLWNlbGxzID0gPDE+OworCSNzaXplLWNlbGxzID0g PDE+OworCXJhbmdlcyA9IDwwIDB4MTQ0MDAwMCAweDEwMDAwPjsKKworCWRwYzogZHBjQDAgewor CQljb21wYXRpYmxlID0gInp0ZSx6eDI5NjcxOC1kcGMiOworCQlyZWcgPSA8MHgwMDAwIDB4MTAw MD4sIDwweDEwMDAgMHgxMDAwPiwKKwkJICAgICAgPDB4NTAwMCAweDEwMDA+LCA8MHg2MDAwIDB4 MTAwMD4sCisJCSAgICAgIDwweGEwMDAgMHgxMDAwPjsKKwkJcmVnLW5hbWVzID0gIm9zZCIsICJ0 aW1pbmdfY3RybCIsCisJCQkgICAgImR0cmMiLCAidm91X2N0cmwiLAorCQkJICAgICJvdGZwcHUi OworCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgODEgSVJRX1RZUEVfTEVWRUxfSElHSD47CisJCWNs b2NrcyA9IDwmdG9wY3JtIFZPVV9BQ0xLPiwgPCZ0b3Bjcm0gVk9VX1BQVV9XQ0xLPiwKKwkJCSA8 JnRvcGNybSBWT1VfTUFJTl9XQ0xLPiwgPCZ0b3Bjcm0gVk9VX0FVWF9XQ0xLPjsKKwkJY2xvY2st bmFtZXMgPSAiYWNsayIsICJwcHVfd2NsayIsCisJCQkgICAgICAibWFpbl93Y2xrIiwgImF1eF93 Y2xrIjsKKwl9OworCisJaGRtaTogaGRtaUBjMDAwIHsKKwkJY29tcGF0aWJsZSA9ICJ6dGUsengy OTY3MTgtaGRtaSI7CisJCXJlZyA9IDwweGMwMDAgMHg0MDAwPjsKKwkJaW50ZXJydXB0cyA9IDxH SUNfU1BJIDgyIElSUV9UWVBFX0VER0VfUklTSU5HPjsKKwkJY2xvY2tzID0gPCZ0b3Bjcm0gSERN SV9PU0NfQ0VDPiwKKwkJCSA8JnRvcGNybSBIRE1JX09TQ19DTEs+LAorCQkJIDwmdG9wY3JtIEhE TUlfWENMSz47CisJCWNsb2NrLW5hbWVzID0gIm9zY19jZWMiLCAib3NjX2NsayIsICJ4Y2xrIjsK Kwl9OworfTsKLS0gCjEuOS4xCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fXwpkcmktZGV2ZWwgbWFpbGluZyBsaXN0CmRyaS1kZXZlbEBsaXN0cy5mcmVlZGVz a3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9k cmktZGV2ZWwK