Re: [PATCH 1/1] i2c: designware-pcidrv: Add 10bit address feature to medfield/merrifield

[Andy Shevchenko <andriy.shevchenko@linux.intel.com>]

On Wed, 2016-11-30 at 15:48 +0100, Alexander Stein wrote:
> Both Merrifield TRM and Medfiel TRM state:

Typo here, should be Medfield

> "Both 7-bit and 10-bit addressing modes are supported."

Other that that
Acked-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>

> 
> Cc: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> Signed-off-by: Alexander Stein <alexander.stein@systec-electronic.com>
> ---
>  drivers/i2c/busses/i2c-designware-pcidrv.c | 2 ++
>  1 file changed, 2 insertions(+)
> 
> diff --git a/drivers/i2c/busses/i2c-designware-pcidrv.c
> b/drivers/i2c/busses/i2c-designware-pcidrv.c
> index 300802e7..d6423cf 100644
> --- a/drivers/i2c/busses/i2c-designware-pcidrv.c
> +++ b/drivers/i2c/busses/i2c-designware-pcidrv.c
> @@ -141,6 +141,7 @@ static struct dw_pci_controller
> dw_pci_controllers[] = {
>  		.bus_cfg   = INTEL_MID_STD_CFG |
> DW_IC_CON_SPEED_FAST,
>  		.tx_fifo_depth = 32,
>  		.rx_fifo_depth = 32,
> +		.functionality = I2C_FUNC_10BIT_ADDR,
>  		.clk_khz      = 25000,
>  		.setup = mfld_setup,
>  	},
> @@ -149,6 +150,7 @@ static struct dw_pci_controller
> dw_pci_controllers[] = {
>  		.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
>  		.tx_fifo_depth = 64,
>  		.rx_fifo_depth = 64,
> +		.functionality = I2C_FUNC_10BIT_ADDR,
>  		.scl_sda_cfg = &mrfld_config,
>  		.setup = mrfld_setup,
>  	},

-- 
Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Intel Finland Oy