From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [v3 21/30] arm: socfpga: arria10: Enhanced socfpga_arria10_defconfig to support SPL
Date: Mon, 9 Jan 2017 03:43:05 +0000 [thread overview]
Message-ID: <1483933384.2665.9.camel@intel.com> (raw)
In-Reply-To: <c713edf5-6109-c47f-7816-f6ed4375296f@kernel.org>
On Jum, 2017-01-06 at 12:12 -0600, Dinh Nguyen wrote:
>
> On 01/06/2017 05:19 AM, Chee Tien Fong wrote:
> >
> > From: Tien Fong Chee <tien.fong.chee@intel.com>
> >
> > Enhanced defconfig file for Arria10 to enable SPL build and
> > supporting
> > device tree build for SDMMC.
> >
> > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > Cc: Marek Vasut <marex@denx.de>
> > Cc: Dinh Nguyen <dinguyen@kernel.org>
> > Cc: Chin Liang See <chin.liang.see@intel.com>
> > Cc: Tien Fong <skywindctf@gmail.com>
> > ---
> > Changes for V3
> > - no changes
> > Changes for V2
> > - Removed boot header info setup since it already fixed in mainline
> > ---
> You can probably just roll this patch together with the previous
> patch?
> for socfpga_arria10_defconfig "[v3 07/30] arm: socfpga: arria10: add
> socfpga_arria10_defconfig"
>
> Dinh
Okay, noted.
next prev parent reply other threads:[~2017-01-09 3:43 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-06 11:19 [U-Boot] [v3 01/30] arm: socfpga: arria10: add additional i2c nodes for Arria10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 02/30] arm: socfpga: arria10: add sdram defines " Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 03/30] arm: socfpga: arria10: add board files for the Arria10 SoCDK Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 04/30] arm: socfpga: arria10: add system manager defines Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 05/30] arm: socfpga: arria10: add misc functions for Arria10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 06/30] arm: socfpga: arria10: add socfpga_arria10_socdk config Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 07/30] arm: socfpga: arria10: add socfpga_arria10_defconfig Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 08/30] arm: socfpga: arria10: add config option build for arria10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 09/30] arm: socfpga: add define for bootinfo bsel bit shift Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 10/30] arm: socfpga: arria10: add reset manager for Arria10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 11/30] arm: socfpga: wrap system manager functions for A5/C5 devices Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 12/30] arm: socfpga: arria10: don't build GEN5 sdram for arria10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 13/30] arm: socfpga: arria10 fpga does not have bridges mapped Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 14/30] arm: socfpga: arria10: remove board_init and s_init Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 15/30] arm: socfpga: combine clrbits/setbits into a single clrsetbits Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 16/30] arm: socfpga: add reset manager defines for Arria10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 17/30] arm: socfpga: arria10: update dwmac reset function to support Arria10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 18/30] arm: socfpga: stratix10: Add SOCFPGA Stratix10 base address Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 19/30] ARM:dts: Added device tree for socfpga arria10 development kit sdmmc Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 20/30] arm: socfpga: arria10: Enable SPL for Arria 10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 21/30] arm: socfpga: arria10: Enhanced socfpga_arria10_defconfig to support SPL Chee Tien Fong
2017-01-06 18:12 ` Dinh Nguyen
2017-01-09 3:43 ` Chee, Tien Fong [this message]
2017-01-06 11:19 ` [U-Boot] [v3 22/30] arm: socfpga: arria10: Added clock manager and pin mux compat macro Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 23/30] arm: socfpga: arria10: Added some hardware base address for Arria 10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 24/30] arm: socfpga: arria10: Added support for Arria 10 socdk Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 25/30] arm: socfpga: arria10: Added drivers for Arria10 Reset Manager Chee Tien Fong
2017-01-06 23:03 ` Dinh Nguyen
2017-01-09 11:11 ` Chee, Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 26/30] arm: socfpga: arria10: Added miscellaneous drivers for Arria 10 Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 27/30] arm: socfpga: arria10: Added drivers for Arria10 clock manager Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 28/30] arm: socfpga: arria10: Added drivers for Arria10 pinmux/pins configuration Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 29/30] arm: socfpga: arria10: Added Arria10 critical HW initialization to spl Chee Tien Fong
2017-01-06 11:19 ` [U-Boot] [v3 30/30] arm: socfpga: arria10: Enable fpga driver build for SPL Chee Tien Fong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1483933384.2665.9.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.