All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <1491917928.7236.8.camel@kernel.crashing.org>

diff --git a/a/1.txt b/N1/1.txt
index 90c36f8..12b23c9 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -37,9 +37,4 @@ NAK. As explained in my reply to patch 0.
 > +#include <asm-generic/ioremap-nopost.h>
 >  
 >  extern void iounmap(volatile void __iomem *addr);
->  
-
-_______________________________________________
-linux-arm-kernel mailing list
-linux-arm-kernel@lists.infradead.org
-http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
+>
diff --git a/a/content_digest b/N1/content_digest
index e62ac11..5ce2f61 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -6,11 +6,11 @@
  "To\0Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>"
  " linux-pci@vger.kernel.org\0"
  "Cc\0linux-arch@vger.kernel.org"
-  Michael Ellerman <mpe@ellerman.id.au>
   linux-kernel@vger.kernel.org
-  Paul Mackerras <paulus@samba.org>
+  linux-arm-kernel@lists.infradead.org
+  Michael Ellerman <mpe@ellerman.id.au>
   Bjorn Helgaas <bhelgaas@google.com>
- " linux-arm-kernel@lists.infradead.org\0"
+ " Paul Mackerras <paulus@samba.org>\0"
  "\00:1\0"
  "b\0"
  "On Tue, 2017-04-11 at 13:29 +0100, Lorenzo Pieralisi wrote:\n"
@@ -52,11 +52,6 @@
  "> +#include <asm-generic/ioremap-nopost.h>\n"
  "> \302\240\n"
  "> \302\240extern void iounmap(volatile void __iomem *addr);\n"
- "> \302\240\n"
- "\n"
- "_______________________________________________\n"
- "linux-arm-kernel mailing list\n"
- "linux-arm-kernel@lists.infradead.org\n"
- http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
+ >
 
-87164fee9d0adefd08c34d788388105ca27621f560cab0342ef32fb3c75c23bb
+a9fcc007111abc023139597273780fc2b8edc59c7bc3a03cc2702cec28d77dfc

diff --git a/a/1.txt b/N2/1.txt
index 90c36f8..dbe5cd6 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -1,45 +1,38 @@
-On Tue, 2017-04-11 at 13:29 +0100, Lorenzo Pieralisi wrote:
-> The PCI specifications (Rev 3.0, 3.2.5 "Transaction Ordering and Posting")
-> mandate non-posted configuration transactions. As further highlighted in
-> the PCIe specifications (4.0 - Rev0.3, "Ordering Considerations for the
-> Enhanced Configuration Access Mechanism"), through ECAM and
-> ECAM-derivative configuration mechanism, the memory mapped transactions
-> from the host CPU into Configuration Requests on the PCI express fabric
-> may create ordering problems for software because writes to memory
-> address are typically posted transactions (unless the architecture can
-> enforce through virtual address mapping non-posted write transactions
-> behaviour) but writes to Configuration Space are not posted on the PCI
-> express fabric.
-> 
-> Include the asm-generic ioremap_nopost() implementation (currently
-> falling back to ioremap_nocache()) to provide a non-posted writes
-> ioremap interface to kernel subsystems.
-
-NAK. As explained in my reply to patch 0.
-
-> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
-> > Cc: Michael Ellerman <mpe@ellerman.id.au>
-> > Cc: Bjorn Helgaas <bhelgaas@google.com>
-> > Cc: Benjamin Herrenschmidt <benh@kernel.crashing.org>
-> > Cc: Paul Mackerras <paulus@samba.org>
-> ---
->  arch/powerpc/include/asm/io.h | 1 +
->  1 file changed, 1 insertion(+)
-> 
-> diff --git a/arch/powerpc/include/asm/io.h b/arch/powerpc/include/asm/io.h
-> index 5ed2924..6dcd0e2 100644
-> --- a/arch/powerpc/include/asm/io.h
-> +++ b/arch/powerpc/include/asm/io.h
-> @@ -757,6 +757,7 @@ extern void __iomem *ioremap_prot(phys_addr_t address, unsigned long size,
->  extern void __iomem *ioremap_wc(phys_addr_t address, unsigned long size);
-> >  #define ioremap_nocache(addr, size)	ioremap((addr), (size))
-> >  #define ioremap_uc(addr, size)		ioremap((addr), (size))
-> +#include <asm-generic/ioremap-nopost.h>
->  
->  extern void iounmap(volatile void __iomem *addr);
->  
-
-_______________________________________________
-linux-arm-kernel mailing list
-linux-arm-kernel@lists.infradead.org
-http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
+T24gVHVlLCAyMDE3LTA0LTExIGF0IDEzOjI5ICswMTAwLCBMb3JlbnpvIFBpZXJhbGlzaSB3cm90
+ZToKPiBUaGUgUENJIHNwZWNpZmljYXRpb25zIChSZXYgMy4wLCAzLjIuNSAiVHJhbnNhY3Rpb24g
+T3JkZXJpbmcgYW5kIFBvc3RpbmciKQo+IG1hbmRhdGUgbm9uLXBvc3RlZCBjb25maWd1cmF0aW9u
+IHRyYW5zYWN0aW9ucy4gQXMgZnVydGhlciBoaWdobGlnaHRlZCBpbgo+IHRoZSBQQ0llIHNwZWNp
+ZmljYXRpb25zICg0LjAgLSBSZXYwLjMsICJPcmRlcmluZyBDb25zaWRlcmF0aW9ucyBmb3IgdGhl
+Cj4gRW5oYW5jZWQgQ29uZmlndXJhdGlvbiBBY2Nlc3MgTWVjaGFuaXNtIiksIHRocm91Z2ggRUNB
+TSBhbmQKPiBFQ0FNLWRlcml2YXRpdmUgY29uZmlndXJhdGlvbiBtZWNoYW5pc20sIHRoZSBtZW1v
+cnkgbWFwcGVkIHRyYW5zYWN0aW9ucwo+IGZyb20gdGhlIGhvc3QgQ1BVIGludG8gQ29uZmlndXJh
+dGlvbiBSZXF1ZXN0cyBvbiB0aGUgUENJIGV4cHJlc3MgZmFicmljCj4gbWF5IGNyZWF0ZSBvcmRl
+cmluZyBwcm9ibGVtcyBmb3Igc29mdHdhcmUgYmVjYXVzZSB3cml0ZXMgdG8gbWVtb3J5Cj4gYWRk
+cmVzcyBhcmUgdHlwaWNhbGx5IHBvc3RlZCB0cmFuc2FjdGlvbnMgKHVubGVzcyB0aGUgYXJjaGl0
+ZWN0dXJlIGNhbgo+IGVuZm9yY2UgdGhyb3VnaCB2aXJ0dWFsIGFkZHJlc3MgbWFwcGluZyBub24t
+cG9zdGVkIHdyaXRlIHRyYW5zYWN0aW9ucwo+IGJlaGF2aW91cikgYnV0IHdyaXRlcyB0byBDb25m
+aWd1cmF0aW9uIFNwYWNlIGFyZSBub3QgcG9zdGVkIG9uIHRoZSBQQ0kKPiBleHByZXNzIGZhYnJp
+Yy4KPiAKPiBJbmNsdWRlIHRoZSBhc20tZ2VuZXJpYyBpb3JlbWFwX25vcG9zdCgpIGltcGxlbWVu
+dGF0aW9uIChjdXJyZW50bHkKPiBmYWxsaW5nIGJhY2sgdG8gaW9yZW1hcF9ub2NhY2hlKCkpIHRv
+IHByb3ZpZGUgYSBub24tcG9zdGVkIHdyaXRlcwo+IGlvcmVtYXAgaW50ZXJmYWNlIHRvIGtlcm5l
+bCBzdWJzeXN0ZW1zLgoKTkFLLiBBcyBleHBsYWluZWQgaW4gbXkgcmVwbHkgdG8gcGF0Y2ggMC4K
+Cj4gU2lnbmVkLW9mZi1ieTogTG9yZW56byBQaWVyYWxpc2kgPGxvcmVuem8ucGllcmFsaXNpQGFy
+bS5jb20+Cj4gPiBDYzogTWljaGFlbCBFbGxlcm1hbiA8bXBlQGVsbGVybWFuLmlkLmF1Pgo+ID4g
+Q2M6IEJqb3JuIEhlbGdhYXMgPGJoZWxnYWFzQGdvb2dsZS5jb20+Cj4gPiBDYzogQmVuamFtaW4g
+SGVycmVuc2NobWlkdCA8YmVuaEBrZXJuZWwuY3Jhc2hpbmcub3JnPgo+ID4gQ2M6IFBhdWwgTWFj
+a2VycmFzIDxwYXVsdXNAc2FtYmEub3JnPgo+IC0tLQo+IMKgYXJjaC9wb3dlcnBjL2luY2x1ZGUv
+YXNtL2lvLmggfCAxICsKPiDCoDEgZmlsZSBjaGFuZ2VkLCAxIGluc2VydGlvbigrKQo+IAo+IGRp
+ZmYgLS1naXQgYS9hcmNoL3Bvd2VycGMvaW5jbHVkZS9hc20vaW8uaCBiL2FyY2gvcG93ZXJwYy9p
+bmNsdWRlL2FzbS9pby5oCj4gaW5kZXggNWVkMjkyNC4uNmRjZDBlMiAxMDA2NDQKPiAtLS0gYS9h
+cmNoL3Bvd2VycGMvaW5jbHVkZS9hc20vaW8uaAo+ICsrKyBiL2FyY2gvcG93ZXJwYy9pbmNsdWRl
+L2FzbS9pby5oCj4gQEAgLTc1Nyw2ICs3NTcsNyBAQCBleHRlcm4gdm9pZCBfX2lvbWVtICppb3Jl
+bWFwX3Byb3QocGh5c19hZGRyX3QgYWRkcmVzcywgdW5zaWduZWQgbG9uZyBzaXplLAo+IMKgZXh0
+ZXJuIHZvaWQgX19pb21lbSAqaW9yZW1hcF93YyhwaHlzX2FkZHJfdCBhZGRyZXNzLCB1bnNpZ25l
+ZCBsb25nIHNpemUpOwo+ID4gwqAjZGVmaW5lIGlvcmVtYXBfbm9jYWNoZShhZGRyLCBzaXplKQlp
+b3JlbWFwKChhZGRyKSwgKHNpemUpKQo+ID4gwqAjZGVmaW5lIGlvcmVtYXBfdWMoYWRkciwgc2l6
+ZSkJCWlvcmVtYXAoKGFkZHIpLCAoc2l6ZSkpCj4gKyNpbmNsdWRlIDxhc20tZ2VuZXJpYy9pb3Jl
+bWFwLW5vcG9zdC5oPgo+IMKgCj4gwqBleHRlcm4gdm9pZCBpb3VubWFwKHZvbGF0aWxlIHZvaWQg
+X19pb21lbSAqYWRkcik7Cj4gwqAKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
+X19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJu
+ZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFu
+L2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK
diff --git a/a/content_digest b/N2/content_digest
index e62ac11..f125cd2 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -13,50 +13,43 @@
  " linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
- "On Tue, 2017-04-11 at 13:29 +0100, Lorenzo Pieralisi wrote:\n"
- "> The PCI specifications (Rev 3.0, 3.2.5 \"Transaction Ordering and Posting\")\n"
- "> mandate non-posted configuration transactions. As further highlighted in\n"
- "> the PCIe specifications (4.0 - Rev0.3, \"Ordering Considerations for the\n"
- "> Enhanced Configuration Access Mechanism\"), through ECAM and\n"
- "> ECAM-derivative configuration mechanism, the memory mapped transactions\n"
- "> from the host CPU into Configuration Requests on the PCI express fabric\n"
- "> may create ordering problems for software because writes to memory\n"
- "> address are typically posted transactions (unless the architecture can\n"
- "> enforce through virtual address mapping non-posted write transactions\n"
- "> behaviour) but writes to Configuration Space are not posted on the PCI\n"
- "> express fabric.\n"
- "> \n"
- "> Include the asm-generic ioremap_nopost() implementation (currently\n"
- "> falling back to ioremap_nocache()) to provide a non-posted writes\n"
- "> ioremap interface to kernel subsystems.\n"
- "\n"
- "NAK. As explained in my reply to patch 0.\n"
- "\n"
- "> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>\n"
- "> > Cc: Michael Ellerman <mpe@ellerman.id.au>\n"
- "> > Cc: Bjorn Helgaas <bhelgaas@google.com>\n"
- "> > Cc: Benjamin Herrenschmidt <benh@kernel.crashing.org>\n"
- "> > Cc: Paul Mackerras <paulus@samba.org>\n"
- "> ---\n"
- "> \302\240arch/powerpc/include/asm/io.h | 1 +\n"
- "> \302\2401 file changed, 1 insertion(+)\n"
- "> \n"
- "> diff --git a/arch/powerpc/include/asm/io.h b/arch/powerpc/include/asm/io.h\n"
- "> index 5ed2924..6dcd0e2 100644\n"
- "> --- a/arch/powerpc/include/asm/io.h\n"
- "> +++ b/arch/powerpc/include/asm/io.h\n"
- "> @@ -757,6 +757,7 @@ extern void __iomem *ioremap_prot(phys_addr_t address, unsigned long size,\n"
- "> \302\240extern void __iomem *ioremap_wc(phys_addr_t address, unsigned long size);\n"
- "> > \302\240#define ioremap_nocache(addr, size)\tioremap((addr), (size))\n"
- "> > \302\240#define ioremap_uc(addr, size)\t\tioremap((addr), (size))\n"
- "> +#include <asm-generic/ioremap-nopost.h>\n"
- "> \302\240\n"
- "> \302\240extern void iounmap(volatile void __iomem *addr);\n"
- "> \302\240\n"
- "\n"
- "_______________________________________________\n"
- "linux-arm-kernel mailing list\n"
- "linux-arm-kernel@lists.infradead.org\n"
- http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
+ "T24gVHVlLCAyMDE3LTA0LTExIGF0IDEzOjI5ICswMTAwLCBMb3JlbnpvIFBpZXJhbGlzaSB3cm90\n"
+ "ZToKPiBUaGUgUENJIHNwZWNpZmljYXRpb25zIChSZXYgMy4wLCAzLjIuNSAiVHJhbnNhY3Rpb24g\n"
+ "T3JkZXJpbmcgYW5kIFBvc3RpbmciKQo+IG1hbmRhdGUgbm9uLXBvc3RlZCBjb25maWd1cmF0aW9u\n"
+ "IHRyYW5zYWN0aW9ucy4gQXMgZnVydGhlciBoaWdobGlnaHRlZCBpbgo+IHRoZSBQQ0llIHNwZWNp\n"
+ "ZmljYXRpb25zICg0LjAgLSBSZXYwLjMsICJPcmRlcmluZyBDb25zaWRlcmF0aW9ucyBmb3IgdGhl\n"
+ "Cj4gRW5oYW5jZWQgQ29uZmlndXJhdGlvbiBBY2Nlc3MgTWVjaGFuaXNtIiksIHRocm91Z2ggRUNB\n"
+ "TSBhbmQKPiBFQ0FNLWRlcml2YXRpdmUgY29uZmlndXJhdGlvbiBtZWNoYW5pc20sIHRoZSBtZW1v\n"
+ "cnkgbWFwcGVkIHRyYW5zYWN0aW9ucwo+IGZyb20gdGhlIGhvc3QgQ1BVIGludG8gQ29uZmlndXJh\n"
+ "dGlvbiBSZXF1ZXN0cyBvbiB0aGUgUENJIGV4cHJlc3MgZmFicmljCj4gbWF5IGNyZWF0ZSBvcmRl\n"
+ "cmluZyBwcm9ibGVtcyBmb3Igc29mdHdhcmUgYmVjYXVzZSB3cml0ZXMgdG8gbWVtb3J5Cj4gYWRk\n"
+ "cmVzcyBhcmUgdHlwaWNhbGx5IHBvc3RlZCB0cmFuc2FjdGlvbnMgKHVubGVzcyB0aGUgYXJjaGl0\n"
+ "ZWN0dXJlIGNhbgo+IGVuZm9yY2UgdGhyb3VnaCB2aXJ0dWFsIGFkZHJlc3MgbWFwcGluZyBub24t\n"
+ "cG9zdGVkIHdyaXRlIHRyYW5zYWN0aW9ucwo+IGJlaGF2aW91cikgYnV0IHdyaXRlcyB0byBDb25m\n"
+ "aWd1cmF0aW9uIFNwYWNlIGFyZSBub3QgcG9zdGVkIG9uIHRoZSBQQ0kKPiBleHByZXNzIGZhYnJp\n"
+ "Yy4KPiAKPiBJbmNsdWRlIHRoZSBhc20tZ2VuZXJpYyBpb3JlbWFwX25vcG9zdCgpIGltcGxlbWVu\n"
+ "dGF0aW9uIChjdXJyZW50bHkKPiBmYWxsaW5nIGJhY2sgdG8gaW9yZW1hcF9ub2NhY2hlKCkpIHRv\n"
+ "IHByb3ZpZGUgYSBub24tcG9zdGVkIHdyaXRlcwo+IGlvcmVtYXAgaW50ZXJmYWNlIHRvIGtlcm5l\n"
+ "bCBzdWJzeXN0ZW1zLgoKTkFLLiBBcyBleHBsYWluZWQgaW4gbXkgcmVwbHkgdG8gcGF0Y2ggMC4K\n"
+ "Cj4gU2lnbmVkLW9mZi1ieTogTG9yZW56byBQaWVyYWxpc2kgPGxvcmVuem8ucGllcmFsaXNpQGFy\n"
+ "bS5jb20+Cj4gPiBDYzogTWljaGFlbCBFbGxlcm1hbiA8bXBlQGVsbGVybWFuLmlkLmF1Pgo+ID4g\n"
+ "Q2M6IEJqb3JuIEhlbGdhYXMgPGJoZWxnYWFzQGdvb2dsZS5jb20+Cj4gPiBDYzogQmVuamFtaW4g\n"
+ "SGVycmVuc2NobWlkdCA8YmVuaEBrZXJuZWwuY3Jhc2hpbmcub3JnPgo+ID4gQ2M6IFBhdWwgTWFj\n"
+ "a2VycmFzIDxwYXVsdXNAc2FtYmEub3JnPgo+IC0tLQo+IMKgYXJjaC9wb3dlcnBjL2luY2x1ZGUv\n"
+ "YXNtL2lvLmggfCAxICsKPiDCoDEgZmlsZSBjaGFuZ2VkLCAxIGluc2VydGlvbigrKQo+IAo+IGRp\n"
+ "ZmYgLS1naXQgYS9hcmNoL3Bvd2VycGMvaW5jbHVkZS9hc20vaW8uaCBiL2FyY2gvcG93ZXJwYy9p\n"
+ "bmNsdWRlL2FzbS9pby5oCj4gaW5kZXggNWVkMjkyNC4uNmRjZDBlMiAxMDA2NDQKPiAtLS0gYS9h\n"
+ "cmNoL3Bvd2VycGMvaW5jbHVkZS9hc20vaW8uaAo+ICsrKyBiL2FyY2gvcG93ZXJwYy9pbmNsdWRl\n"
+ "L2FzbS9pby5oCj4gQEAgLTc1Nyw2ICs3NTcsNyBAQCBleHRlcm4gdm9pZCBfX2lvbWVtICppb3Jl\n"
+ "bWFwX3Byb3QocGh5c19hZGRyX3QgYWRkcmVzcywgdW5zaWduZWQgbG9uZyBzaXplLAo+IMKgZXh0\n"
+ "ZXJuIHZvaWQgX19pb21lbSAqaW9yZW1hcF93YyhwaHlzX2FkZHJfdCBhZGRyZXNzLCB1bnNpZ25l\n"
+ "ZCBsb25nIHNpemUpOwo+ID4gwqAjZGVmaW5lIGlvcmVtYXBfbm9jYWNoZShhZGRyLCBzaXplKQlp\n"
+ "b3JlbWFwKChhZGRyKSwgKHNpemUpKQo+ID4gwqAjZGVmaW5lIGlvcmVtYXBfdWMoYWRkciwgc2l6\n"
+ "ZSkJCWlvcmVtYXAoKGFkZHIpLCAoc2l6ZSkpCj4gKyNpbmNsdWRlIDxhc20tZ2VuZXJpYy9pb3Jl\n"
+ "bWFwLW5vcG9zdC5oPgo+IMKgCj4gwqBleHRlcm4gdm9pZCBpb3VubWFwKHZvbGF0aWxlIHZvaWQg\n"
+ "X19pb21lbSAqYWRkcik7Cj4gwqAKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f\n"
+ "X19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJu\n"
+ "ZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFu\n"
+ L2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK
 
-87164fee9d0adefd08c34d788388105ca27621f560cab0342ef32fb3c75c23bb
+d1e4e8cdbdb984df8c1bade56c2794d78918f35097aaaef24c66fc0abaf53f7b

diff --git a/a/1.txt b/N3/1.txt
index 90c36f8..b8956dd 100644
--- a/a/1.txt
+++ b/N3/1.txt
@@ -23,23 +23,18 @@ NAK. As explained in my reply to patch 0.
 > > Cc: Benjamin Herrenschmidt <benh@kernel.crashing.org>
 > > Cc: Paul Mackerras <paulus@samba.org>
 > ---
->  arch/powerpc/include/asm/io.h | 1 +
->  1 file changed, 1 insertion(+)
+> ?arch/powerpc/include/asm/io.h | 1 +
+> ?1 file changed, 1 insertion(+)
 > 
 > diff --git a/arch/powerpc/include/asm/io.h b/arch/powerpc/include/asm/io.h
 > index 5ed2924..6dcd0e2 100644
 > --- a/arch/powerpc/include/asm/io.h
 > +++ b/arch/powerpc/include/asm/io.h
 > @@ -757,6 +757,7 @@ extern void __iomem *ioremap_prot(phys_addr_t address, unsigned long size,
->  extern void __iomem *ioremap_wc(phys_addr_t address, unsigned long size);
-> >  #define ioremap_nocache(addr, size)	ioremap((addr), (size))
-> >  #define ioremap_uc(addr, size)		ioremap((addr), (size))
+> ?extern void __iomem *ioremap_wc(phys_addr_t address, unsigned long size);
+> > ?#define ioremap_nocache(addr, size)	ioremap((addr), (size))
+> > ?#define ioremap_uc(addr, size)		ioremap((addr), (size))
 > +#include <asm-generic/ioremap-nopost.h>
->  
->  extern void iounmap(volatile void __iomem *addr);
->  
-
-_______________________________________________
-linux-arm-kernel mailing list
-linux-arm-kernel@lists.infradead.org
-http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
+> ?
+> ?extern void iounmap(volatile void __iomem *addr);
+> ?
diff --git a/a/content_digest b/N3/content_digest
index e62ac11..804a018 100644
--- a/a/content_digest
+++ b/N3/content_digest
@@ -1,16 +1,9 @@
  "ref\020170411122923.6285-1-lorenzo.pieralisi@arm.com\0"
  "ref\020170411122923.6285-22-lorenzo.pieralisi@arm.com\0"
- "From\0Benjamin Herrenschmidt <benh@kernel.crashing.org>\0"
- "Subject\0Re: [PATCH v3 21/32] powerpc: include default ioremap_nopost() implementation\0"
+ "From\0benh@kernel.crashing.org (Benjamin Herrenschmidt)\0"
+ "Subject\0[PATCH v3 21/32] powerpc: include default ioremap_nopost() implementation\0"
  "Date\0Tue, 11 Apr 2017 23:38:48 +1000\0"
- "To\0Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>"
- " linux-pci@vger.kernel.org\0"
- "Cc\0linux-arch@vger.kernel.org"
-  Michael Ellerman <mpe@ellerman.id.au>
-  linux-kernel@vger.kernel.org
-  Paul Mackerras <paulus@samba.org>
-  Bjorn Helgaas <bhelgaas@google.com>
- " linux-arm-kernel@lists.infradead.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On Tue, 2017-04-11 at 13:29 +0100, Lorenzo Pieralisi wrote:\n"
@@ -38,25 +31,20 @@
  "> > Cc: Benjamin Herrenschmidt <benh@kernel.crashing.org>\n"
  "> > Cc: Paul Mackerras <paulus@samba.org>\n"
  "> ---\n"
- "> \302\240arch/powerpc/include/asm/io.h | 1 +\n"
- "> \302\2401 file changed, 1 insertion(+)\n"
+ "> ?arch/powerpc/include/asm/io.h | 1 +\n"
+ "> ?1 file changed, 1 insertion(+)\n"
  "> \n"
  "> diff --git a/arch/powerpc/include/asm/io.h b/arch/powerpc/include/asm/io.h\n"
  "> index 5ed2924..6dcd0e2 100644\n"
  "> --- a/arch/powerpc/include/asm/io.h\n"
  "> +++ b/arch/powerpc/include/asm/io.h\n"
  "> @@ -757,6 +757,7 @@ extern void __iomem *ioremap_prot(phys_addr_t address, unsigned long size,\n"
- "> \302\240extern void __iomem *ioremap_wc(phys_addr_t address, unsigned long size);\n"
- "> > \302\240#define ioremap_nocache(addr, size)\tioremap((addr), (size))\n"
- "> > \302\240#define ioremap_uc(addr, size)\t\tioremap((addr), (size))\n"
+ "> ?extern void __iomem *ioremap_wc(phys_addr_t address, unsigned long size);\n"
+ "> > ?#define ioremap_nocache(addr, size)\tioremap((addr), (size))\n"
+ "> > ?#define ioremap_uc(addr, size)\t\tioremap((addr), (size))\n"
  "> +#include <asm-generic/ioremap-nopost.h>\n"
- "> \302\240\n"
- "> \302\240extern void iounmap(volatile void __iomem *addr);\n"
- "> \302\240\n"
- "\n"
- "_______________________________________________\n"
- "linux-arm-kernel mailing list\n"
- "linux-arm-kernel@lists.infradead.org\n"
- http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
+ "> ?\n"
+ "> ?extern void iounmap(volatile void __iomem *addr);\n"
+ > ?
 
-87164fee9d0adefd08c34d788388105ca27621f560cab0342ef32fb3c75c23bb
+9fdb487680e2ed1b04ae90664deca558feef75718b4f4908fa2940333318c742

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.