From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v11 0/6] Add Intel Arria 10 SoC FPGA driver
Date: Wed, 12 Jul 2017 05:13:15 +0000 [thread overview]
Message-ID: <1499836394.4335.1.camel@intel.com> (raw)
In-Reply-To: <1499072829-5626-1-git-send-email-tien.fong.chee@intel.com>
On Isn, 2017-07-03 at 17:07 +0800, tien.fong.chee at intel.com wrote:
> From: Tien Fong Chee <tien.fong.chee@intel.com>
>
> This is the 11th version of patchset to adds support for Intel Arria
> 10 SoC FPGA
> driver. This version mainly resolved comments from Dinh in [v10].
> This series is
> working on top of u-boot-socfpga.git - http://git.denx.de/u-boot-socf
> pga.git
>
> [v10]: https://www.mail-archive.com/u-boot at lists.denx.de/msg252583.ht
> ml
>
> v10 -> v11 changes:
> -----------------
> - Changed the commit header of patch 3 and patch 4 to "kconfig:",
> previously was
> "arm: socfpga:".
> - Cleaned up commit old message on patch 5.
>
> Patchset history
> ----------------
> [v1]: https://www.mail-archive.com/u-boot at lists.denx.de/msg247788.htm
> l
> [v2]: https://www.mail-archive.com/u-boot at lists.denx.de/msg248541.htm
> l
> [v3]: https://www.mail-archive.com/u-boot at lists.denx.de/msg249160.htm
> l
> [v4]: https://www.mail-archive.com/u-boot at lists.denx.de/msg250149.htm
> l
> [v5]: https://www.mail-archive.com/u-boot at lists.denx.de/msg250517.htm
> l
> [v6]: https://www.mail-archive.com/u-boot at lists.denx.de/msg250687.htm
> l
> [v7]: https://www.mail-archive.com/u-boot at lists.denx.de/msg251213.htm
> l
> [v8]: https://www.mail-archive.com/u-boot at lists.denx.de/msg252196.htm
> l
> [v9]: https://www.mail-archive.com/u-boot at lists.denx.de/msg252422.htm
> l
>
> Reviewed-by: Ley Foon Tan <ley.foon.tan@intel.com>
> Reviewed-by: Dinh Nguyen <dinguyen@kernel.org>
>
Dear all reviewers,
Any comment on this patchset?
Thanks.
> Tien Fong Chee (6):
> arm: socfpga: Remove unused passing parameter of
> socfpga_bridges_reset
> arm: socfpga: Restructure FPGA driver in the preparation to support
> A10
> kconfig: Convert FPGA and FPGA_ALTERA configuration to Kconfig
> kconfig: Convert FPGA_SOCFPGA configuration to Kconfig
> drivers: Enable FPGA driver build on SPL
> arm: socfpga: Add FPGA driver support for Arria 10
>
> arch/arm/mach-socfpga/Makefile | 2 +-
> arch/arm/mach-socfpga/include/mach/fpga_manager.h | 70 +--
> .../include/mach/fpga_manager_arria10.h | 100 +++++
> .../mach/{fpga_manager.h => fpga_manager_gen5.h} | 69 ++-
> .../include/mach/reset_manager_arria10.h | 2 +-
> arch/arm/mach-socfpga/reset_manager_arria10.c | 4 +-
> configs/astro_mcf5373l_defconfig | 1 +
> configs/socfpga_arria10_defconfig | 2 +
> configs/socfpga_arria5_defconfig | 1 +
> configs/socfpga_cyclone5_defconfig | 1 +
> configs/socfpga_de0_nano_soc_defconfig | 1 +
> configs/socfpga_de10_nano_defconfig | 1 +
> configs/socfpga_de1_soc_defconfig | 1 +
> configs/socfpga_is1_defconfig | 1 +
> configs/socfpga_mcvevk_defconfig | 1 +
> configs/socfpga_sockit_defconfig | 1 +
> configs/socfpga_socrates_defconfig | 1 +
> configs/socfpga_sr1500_defconfig | 1 +
> configs/socfpga_vining_fpga_defconfig | 1 +
> configs/theadorable_debug_defconfig | 1 +
> configs/theadorable_defconfig | 1 +
> drivers/Makefile | 1 +
> drivers/fpga/Kconfig | 8 +
> drivers/fpga/Makefile | 2 +
> drivers/fpga/socfpga.c | 241 +----------
> drivers/fpga/socfpga_arria10.c | 479
> +++++++++++++++++++++
> drivers/fpga/{socfpga.c => socfpga_gen5.c} | 54 +--
> include/configs/astro_mcf5373l.h | 2 -
> include/configs/socfpga_common.h | 6 +-
> include/configs/theadorable.h | 2 -
> 30 files changed, 660 insertions(+), 398 deletions(-)
> create mode 100644 arch/arm/mach-
> socfpga/include/mach/fpga_manager_arria10.h
> copy arch/arm/mach-socfpga/include/mach/{fpga_manager.h =>
> fpga_manager_gen5.h} (57%)
> create mode 100644 drivers/fpga/socfpga_arria10.c
> copy drivers/fpga/{socfpga.c => socfpga_gen5.c} (83%)
>
next prev parent reply other threads:[~2017-07-12 5:13 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-07-03 9:07 [U-Boot] [PATCH v11 0/6] Add Intel Arria 10 SoC FPGA driver tien.fong.chee at intel.com
2017-07-03 9:07 ` tien.fong.chee at intel.com
2017-07-03 9:07 ` [U-Boot] [PATCH v11 1/6] arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset tien.fong.chee at intel.com
2017-07-03 9:07 ` [U-Boot] [PATCH v11 2/6] arm: socfpga: Restructure FPGA driver in the preparation to support A10 tien.fong.chee at intel.com
2017-07-12 10:55 ` Marek Vasut
2017-07-03 9:07 ` [U-Boot] [PATCH v11 3/6] kconfig: Convert FPGA and FPGA_ALTERA configuration to Kconfig tien.fong.chee at intel.com
2017-07-12 10:56 ` Marek Vasut
2017-07-13 1:46 ` Chee, Tien Fong
2017-07-13 6:31 ` Marek Vasut
2017-07-13 8:08 ` Chee, Tien Fong
2017-07-03 9:07 ` [U-Boot] [PATCH v11 4/6] kconfig: Convert FPGA_SOCFPGA " tien.fong.chee at intel.com
2017-07-03 9:07 ` [U-Boot] [PATCH v11 5/6] drivers: Enable FPGA driver build on SPL tien.fong.chee at intel.com
2017-07-12 10:57 ` Marek Vasut
2017-07-13 1:47 ` Chee, Tien Fong
2017-07-03 9:07 ` [U-Boot] [PATCH v11 6/6] arm: socfpga: Add FPGA driver support for Arria 10 tien.fong.chee at intel.com
2017-07-12 11:00 ` Marek Vasut
2017-07-13 1:48 ` Chee, Tien Fong
2017-07-21 5:33 ` Chee, Tien Fong
2017-07-12 5:13 ` Chee, Tien Fong [this message]
2017-07-12 11:00 ` [U-Boot] [PATCH v11 0/6] Add Intel Arria 10 SoC FPGA driver Marek Vasut
2017-07-13 1:50 ` Chee, Tien Fong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1499836394.4335.1.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.