All of lore.kernel.org
 help / color / mirror / Atom feed
From: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
To: "José Roberto de Souza" <jose.souza@intel.com>,
	intel-gfx@lists.freedesktop.org
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Subject: Re: [PATCH v7 1/5] drm/i915/psr: Remove intel_crtc_state parameter from disable_source()
Date: Tue, 26 Jun 2018 19:53:07 -0700	[thread overview]
Message-ID: <1530067987.6600.0.camel@intel.com> (raw)
In-Reply-To: <20180626201644.21932-1-jose.souza@intel.com>

On Tue, 2018-06-26 at 13:16 -0700, José Roberto de Souza wrote:
> It was only used in VLV/CHV so after the removal of the PSR support
> for those platforms it is not necessary any more.
> 
> v7: Rebased
> 
Pushed this to -dinq, thanks for your patience.

> Reviewed-by: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
> Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
> Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
> ---
>  drivers/gpu/drm/i915/intel_psr.c | 5 ++---
>  1 file changed, 2 insertions(+), 3 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/intel_psr.c
> b/drivers/gpu/drm/i915/intel_psr.c
> index 1b439629cb66..f6d384a11b79 100644
> --- a/drivers/gpu/drm/i915/intel_psr.c
> +++ b/drivers/gpu/drm/i915/intel_psr.c
> @@ -625,8 +625,7 @@ void intel_psr_enable(struct intel_dp *intel_dp,
>  }
>  
>  static void
> -intel_psr_disable_source(struct intel_dp *intel_dp,
> -			 const struct intel_crtc_state
> *old_crtc_state)
> +intel_psr_disable_source(struct intel_dp *intel_dp)
>  {
>  	struct intel_digital_port *intel_dig_port =
> dp_to_dig_port(intel_dp);
>  	struct drm_device *dev = intel_dig_port->base.base.dev;
> @@ -693,7 +692,7 @@ void intel_psr_disable(struct intel_dp *intel_dp,
>  		return;
>  	}
>  
> -	intel_psr_disable_source(intel_dp, old_crtc_state);
> +	intel_psr_disable_source(intel_dp);
>  
>  	/* Disable PSR on Sink */
>  	drm_dp_dpcd_writeb(&intel_dp->aux, DP_PSR_EN_CFG, 0);
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

      parent reply	other threads:[~2018-06-27  2:27 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-06-26 20:16 [PATCH v7 1/5] drm/i915/psr: Remove intel_crtc_state parameter from disable_source() José Roberto de Souza
2018-06-26 20:16 ` [PATCH v7 2/5] drm/i915/psr: Begin to handle PSR/PSR2 errors set by sink José Roberto de Souza
2018-06-26 20:16 ` [PATCH v7 3/5] drm/i915/psr: Handle PSR errors José Roberto de Souza
2018-06-26 20:16 ` [PATCH v7 4/5] drm/i915/psr: Avoid PSR exit max time timeout José Roberto de Souza
2018-06-26 20:16 ` [PATCH v7 5/5] drm/i915/psr: Enable CRC check in the static frame on the sink side José Roberto de Souza
2018-06-26 20:50 ` ✓ Fi.CI.BAT: success for series starting with [v7,1/5] drm/i915/psr: Remove intel_crtc_state parameter from disable_source() Patchwork
2018-06-26 23:50 ` ✓ Fi.CI.IGT: " Patchwork
2018-06-27  2:53 ` Dhinakaran Pandiyan [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1530067987.6600.0.camel@intel.com \
    --to=dhinakaran.pandiyan@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=jose.souza@intel.com \
    --cc=rodrigo.vivi@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.