All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <1536572566.31406.64.camel@mhfsdcap03>

diff --git a/a/1.txt b/N1/1.txt
index bd43c61..58b0024 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,8 +1,8 @@
 On Fri, 2018-09-07 at 14:33 +0200, Ulf Hansson wrote:
 > -trimmed cc-list
 > 
-> On 2 July 2018 at 09:57,  <honghui.zhang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org> wrote:
-> > From: Honghui Zhang <honghui.zhang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
+> On 2 July 2018 at 09:57,  <honghui.zhang@mediatek.com> wrote:
+> > From: Honghui Zhang <honghui.zhang@mediatek.com>
 > >
 > > The MTCMOS of PCIe Host for MT2712 and MT7622 will be off when system
 > > suspend, and all the internal control register will be reset after system
@@ -20,8 +20,8 @@ On Fri, 2018-09-07 at 14:33 +0200, Ulf Hansson wrote:
 Hi, Ulf, thanks very much for your comments, replied below.
 
 > >
-> > Signed-off-by: Honghui Zhang <honghui.zhang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
-> > Acked-by: Ryder Lee <ryder.lee-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
+> > Signed-off-by: Honghui Zhang <honghui.zhang@mediatek.com>
+> > Acked-by: Ryder Lee <ryder.lee@mediatek.com>
 > > ---
 > >  drivers/pci/controller/pcie-mediatek.c | 67 ++++++++++++++++++++++++++++++++++
 > >  1 file changed, 67 insertions(+)
diff --git a/a/content_digest b/N1/content_digest
index 275937c..108caca 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,22 +1,21 @@
  "ref\01530518264-6125-1-git-send-email-honghui.zhang@mediatek.com\0"
  "ref\01530518264-6125-4-git-send-email-honghui.zhang@mediatek.com\0"
  "ref\0CAPDyKFpFpR_NhtNW6rChMFw4KLweut8zC3x2V1ZBbdrV05iuTQ@mail.gmail.com\0"
- "ref\0CAPDyKFpFpR_NhtNW6rChMFw4KLweut8zC3x2V1ZBbdrV05iuTQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org\0"
- "From\0Honghui Zhang <honghui.zhang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\0"
+ "From\0Honghui Zhang <honghui.zhang@mediatek.com>\0"
  "Subject\0Re: [PATCH v3 3/4] PCI: mediatek: Add system pm support for MT2712 and MT7622\0"
  "Date\0Mon, 10 Sep 2018 17:42:46 +0800\0"
- "To\0Ulf Hansson <ulf.hansson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\0"
- "Cc\0Linux PCI <linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>"
-  Lorenzo Pieralisi <lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
-  linux-mediatek-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
- " Ryder Lee <ryder.lee-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\0"
+ "To\0Ulf Hansson <ulf.hansson@linaro.org>\0"
+ "Cc\0Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>"
+  <linux-mediatek@lists.infradead.org>
+  Linux PCI <linux-pci@vger.kernel.org>
+ " Ryder Lee <ryder.lee@mediatek.com>\0"
  "\00:1\0"
  "b\0"
  "On Fri, 2018-09-07 at 14:33 +0200, Ulf Hansson wrote:\n"
  "> -trimmed cc-list\n"
  "> \n"
- "> On 2 July 2018 at 09:57,  <honghui.zhang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org> wrote:\n"
- "> > From: Honghui Zhang <honghui.zhang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\n"
+ "> On 2 July 2018 at 09:57,  <honghui.zhang@mediatek.com> wrote:\n"
+ "> > From: Honghui Zhang <honghui.zhang@mediatek.com>\n"
  "> >\n"
  "> > The MTCMOS of PCIe Host for MT2712 and MT7622 will be off when system\n"
  "> > suspend, and all the internal control register will be reset after system\n"
@@ -34,8 +33,8 @@
  "Hi, Ulf, thanks very much for your comments, replied below.\n"
  "\n"
  "> >\n"
- "> > Signed-off-by: Honghui Zhang <honghui.zhang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\n"
- "> > Acked-by: Ryder Lee <ryder.lee-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\n"
+ "> > Signed-off-by: Honghui Zhang <honghui.zhang@mediatek.com>\n"
+ "> > Acked-by: Ryder Lee <ryder.lee@mediatek.com>\n"
  "> > ---\n"
  "> >  drivers/pci/controller/pcie-mediatek.c | 67 ++++++++++++++++++++++++++++++++++\n"
  "> >  1 file changed, 67 insertions(+)\n"
@@ -236,4 +235,4 @@
  "> Kind regards\n"
  > Uffe
 
-5e3fae822520d4e70bfda32e2faf20cc2eb619a483efab77d7175b24aefe2103
+66b3493f774661b184c0acbff70ae0d4adf067be2f32a0d915bb97f3a66023f4

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.