From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v9 2/7] ARM: socfpga: Add default FPGA bitstream fitImage for Arria10 SoCDK
Date: Tue, 26 Feb 2019 14:31:21 +0000 [thread overview]
Message-ID: <1551191481.9804.3.camel@intel.com> (raw)
In-Reply-To: <5d3593b5-e55c-bbd7-8d32-ba15040a88db@monstr.eu>
On Tue, 2019-02-26 at 15:07 +0100, Michal Simek wrote:
> On 19. 02. 19 4:47, tien.fong.chee at intel.com wrote:
> >
> > From: Tien Fong Chee <tien.fong.chee@intel.com>
> >
> > Add default fitImage file bundling FPGA bitstreams for Arria10.
> >
> > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> >
> > ---
> >
> > changes for v8
> > - Reordered the images and fpga configurations.
> > - Removed the load property at core image.
> >
> > changes for v8
> No reason to have separate v8 changes.
Sorry for typo, that's v9.
>
> >
> > - Changed the FPGA node name to fpga-core and fpga-periph for both
> > core and
> > Â periph bitstreams respectively.
> M
>
next prev parent reply other threads:[~2019-02-26 14:31 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-02-19 3:47 [U-Boot] [PATCH v9 0/7] Add support for loading FPGA bitstream tien.fong.chee at intel.com
2019-02-19 3:47 ` [U-Boot] [PATCH v9 1/7] ARM: socfpga: Description on FPGA bitstream type and file name for Arria 10 tien.fong.chee at intel.com
2019-02-26 14:06 ` Michal Simek
2019-02-26 14:28 ` Chee, Tien Fong
2019-02-26 15:42 ` Michal Simek
2019-02-26 15:58 ` Dalon L Westergreen
2019-02-27 6:37 ` Chee, Tien Fong
2019-02-27 9:13 ` Michal Simek
2019-02-28 4:11 ` Chee, Tien Fong
2019-02-19 3:47 ` [U-Boot] [PATCH v9 2/7] ARM: socfpga: Add default FPGA bitstream fitImage for Arria10 SoCDK tien.fong.chee at intel.com
2019-02-26 14:07 ` Michal Simek
2019-02-26 14:30 ` Chee, Tien Fong
2019-02-26 15:43 ` Michal Simek
2019-02-27 6:10 ` Chee, Tien Fong
2019-02-27 9:12 ` Michal Simek
2019-02-26 14:07 ` Michal Simek
2019-02-26 14:31 ` Chee, Tien Fong [this message]
2019-02-19 3:47 ` [U-Boot] [PATCH v9 3/7] ARM: socfpga: Add FPGA drivers for Arria 10 FPGA bitstream loading tien.fong.chee at intel.com
2019-02-26 14:20 ` Michal Simek
2019-02-26 14:34 ` Chee, Tien Fong
2019-02-26 14:53 ` Chee, Tien Fong
2019-02-26 15:46 ` Michal Simek
2019-02-27 6:14 ` Chee, Tien Fong
2019-02-27 6:35 ` Chee, Tien Fong
2019-02-19 3:47 ` [U-Boot] [PATCH v9 4/7] ARM: socfpga: Add the configuration for FPGA SoCFPGA A10 SoCDK tien.fong.chee at intel.com
2019-02-19 3:47 ` [U-Boot] [PATCH v9 5/7] spl : socfpga: Implement fpga bitstream loading with socfpga loadfs tien.fong.chee at intel.com
2019-02-19 3:47 ` [U-Boot] [PATCH v9 6/7] ARM: socfpga: Synchronize the configuration for A10 SoCDK tien.fong.chee at intel.com
2019-02-19 3:47 ` [U-Boot] [PATCH v9 7/7] ARM: socfpga: Increase Malloc pool size to support FAT filesystem in SPL tien.fong.chee at intel.com
2019-02-26 12:34 ` [U-Boot] [PATCH v9 0/7] Add support for loading FPGA bitstream Chee, Tien Fong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1551191481.9804.3.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.