From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [PATCHv2,2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings From: thor.thayer@linux.intel.com Message-Id: <1551288445-22335-3-git-send-email-thor.thayer@linux.intel.com> Date: Wed, 27 Feb 2019 11:27:22 -0600 To: bp@alien8.de, dinguyen@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, mchehab@kernel.org Cc: thor.thayer@linux.intel.com, devicetree@vger.kernel.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org List-ID: RnJvbTogVGhvciBUaGF5ZXIgPHRob3IudGhheWVyQGxpbnV4LmludGVsLmNvbT4KCkFkZCBwZXJp cGhlcmFsIGJpbmRpbmdzIGZvciBTdHJhdGl4MTAgRURBQyB0byBjYXB0dXJlCnRoZSBkaWZmZXJl bmNlcyBiZXR3ZWVuIHRoZSBBUk02NCBhbmQgQVJNMzIgYXJjaGl0ZWN0dXJlLgoKU2lnbmVkLW9m Zi1ieTogVGhvciBUaGF5ZXIgPHRob3IudGhheWVyQGxpbnV4LmludGVsLmNvbT4KLS0tCnYyIE5v IGNoYW5nZQotLS0KIC4uLi9kZXZpY2V0cmVlL2JpbmRpbmdzL2VkYWMvc29jZnBnYS1lY2NtZ3Iu dHh0ICAgIHwgMTA2ICsrKysrKysrKysrKysrKysrKysrKwogMSBmaWxlIGNoYW5nZWQsIDEwNiBp bnNlcnRpb25zKCspCgpkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL2VkYWMvc29jZnBnYS1lY2NtZ3IudHh0IGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2Jp bmRpbmdzL2VkYWMvc29jZnBnYS1lY2NtZ3IudHh0CmluZGV4IGEwYWM1MGUxNTkxMi4uYTBmYTgw YzUzZDJhIDEwMDY0NAotLS0gYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZWRh Yy9zb2NmcGdhLWVjY21nci50eHQKKysrIGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL2VkYWMvc29jZnBnYS1lY2NtZ3IudHh0CkBAIC0yNTgsNiArMjU4LDQ5IEBAIFJlcXVpcmVk IFByb3BlcnRpZXM6CiAtIGNvbXBhdGlibGUgOiBTaG91bGQgYmUgImFsdHIsc2RyYW0tZWRhYy1z MTAiCiAtIGludGVycnVwdHMgOiBTaG91bGQgYmUgc2luZ2xlIGJpdCBlcnJvciBpbnRlcnJ1cHQu CiAKK09uLUNoaXAgUkFNIEVDQworUmVxdWlyZWQgUHJvcGVydGllczoKKy0gY29tcGF0aWJsZSAg ICAgIDogU2hvdWxkIGJlICJhbHRyLHNvY2ZwZ2EtczEwLW9jcmFtLWVjYyIKKy0gcmVnICAgICAg ICAgICAgIDogQWRkcmVzcyBhbmQgc2l6ZSBmb3IgRUNDIGJsb2NrIHJlZ2lzdGVycy4KKy0gYWx0 cixlY2MtcGFyZW50IDogcGhhbmRsZSB0byBwYXJlbnQgT0NSQU0gbm9kZS4KKy0gaW50ZXJydXB0 cyAgICAgIDogU2hvdWxkIGJlIHNpbmdsZSBiaXQgZXJyb3IgaW50ZXJydXB0LgorCitFdGhlcm5l dCBGSUZPIEVDQworUmVxdWlyZWQgUHJvcGVydGllczoKKy0gY29tcGF0aWJsZSAgICAgIDogU2hv dWxkIGJlICJhbHRyLHNvY2ZwZ2EtczEwLWV0aC1tYWMtZWNjIgorLSByZWcgICAgICAgICAgICAg OiBBZGRyZXNzIGFuZCBzaXplIGZvciBFQ0MgYmxvY2sgcmVnaXN0ZXJzLgorLSBhbHRyLGVjYy1w YXJlbnQgOiBwaGFuZGxlIHRvIHBhcmVudCBFdGhlcm5ldCBub2RlLgorLSBpbnRlcnJ1cHRzICAg ICAgOiBTaG91bGQgYmUgc2luZ2xlIGJpdCBlcnJvciBpbnRlcnJ1cHQuCisKK05BTkQgRklGTyBF Q0MKK1JlcXVpcmVkIFByb3BlcnRpZXM6CistIGNvbXBhdGlibGUgICAgICA6IFNob3VsZCBiZSAi YWx0cixzb2NmcGdhLXMxMC1uYW5kLWVjYyIKKy0gcmVnICAgICAgICAgICAgIDogQWRkcmVzcyBh bmQgc2l6ZSBmb3IgRUNDIGJsb2NrIHJlZ2lzdGVycy4KKy0gYWx0cixlY2MtcGFyZW50IDogcGhh bmRsZSB0byBwYXJlbnQgTkFORCBub2RlLgorLSBpbnRlcnJ1cHRzICAgICAgOiBTaG91bGQgYmUg c2luZ2xlIGJpdCBlcnJvciBpbnRlcnJ1cHQuCisKK0RNQSBGSUZPIEVDQworUmVxdWlyZWQgUHJv cGVydGllczoKKy0gY29tcGF0aWJsZSAgICAgIDogU2hvdWxkIGJlICJhbHRyLHNvY2ZwZ2EtczEw LWRtYS1lY2MiCistIHJlZyAgICAgICAgICAgICA6IEFkZHJlc3MgYW5kIHNpemUgZm9yIEVDQyBi bG9jayByZWdpc3RlcnMuCistIGFsdHIsZWNjLXBhcmVudCA6IHBoYW5kbGUgdG8gcGFyZW50IERN QSBub2RlLgorLSBpbnRlcnJ1cHRzICAgICAgOiBTaG91bGQgYmUgc2luZ2xlIGJpdCBlcnJvciBp bnRlcnJ1cHQuCisKK1VTQiBGSUZPIEVDQworUmVxdWlyZWQgUHJvcGVydGllczoKKy0gY29tcGF0 aWJsZSAgICAgIDogU2hvdWxkIGJlICJhbHRyLHNvY2ZwZ2EtczEwLXVzYi1lY2MiCistIHJlZyAg ICAgICAgICAgICA6IEFkZHJlc3MgYW5kIHNpemUgZm9yIEVDQyBibG9jayByZWdpc3RlcnMuCist IGFsdHIsZWNjLXBhcmVudCA6IHBoYW5kbGUgdG8gcGFyZW50IFVTQiBub2RlLgorLSBpbnRlcnJ1 cHRzICAgICAgOiBTaG91bGQgYmUgc2luZ2xlIGJpdCBlcnJvciBpbnRlcnJ1cHQuCisKK1NETU1D IEZJRk8gRUNDCitSZXF1aXJlZCBQcm9wZXJ0aWVzOgorLSBjb21wYXRpYmxlICAgICAgOiBTaG91 bGQgYmUgImFsdHIsc29jZnBnYS1zMTAtc2RtbWMtZWNjIgorLSByZWcgICAgICAgICAgICAgOiBB ZGRyZXNzIGFuZCBzaXplIGZvciBFQ0MgYmxvY2sgcmVnaXN0ZXJzLgorLSBhbHRyLGVjYy1wYXJl bnQgOiBwaGFuZGxlIHRvIHBhcmVudCBTRC9NTUMgbm9kZS4KKy0gaW50ZXJydXB0cyAgICAgIDog U2hvdWxkIGJlIHNpbmdsZSBiaXQgZXJyb3IgaW50ZXJydXB0IGZvciBwb3J0IEEKKwkJICAgIGFu ZCB0aGVuIHNpbmdsZSBiaXQgZXJyb3IgaW50ZXJydXB0IGZvciBwb3J0IEIuCisKIEV4YW1wbGU6 CiAKIAllY2NtZ3IgewpAQCAtMjc0LDQgKzMxNyw2NyBAQCBFeGFtcGxlOgogCQkJY29tcGF0aWJs ZSA9ICJhbHRyLHNkcmFtLWVkYWMtczEwIjsKIAkJCWludGVycnVwdHMgPSA8MTYgSVJRX1RZUEVf TEVWRUxfSElHSD47CiAJCX07CisKKwkJb2NyYW0tZWNjQGZmOGNjMDAwIHsKKwkJCWNvbXBhdGli bGUgPSAiYWx0cixzb2NmcGdhLXMxMC1vY3JhbS1lY2MiOworCQkJcmVnID0gPGZmOGNjMDAwIDB4 MTAwPjsKKwkJCWFsdHIsZWNjLXBhcmVudCA9IDwmb2NyYW0+OworCQkJaW50ZXJydXB0cyA9IDwx IElSUV9UWVBFX0xFVkVMX0hJR0g+OworCQl9OworCisJCWVtYWMwLXJ4LWVjY0BmZjhjMDAwMCB7 CisJCQljb21wYXRpYmxlID0gImFsdHIsc29jZnBnYS1zMTAtZXRoLW1hYy1lY2MiOworCQkJcmVn ID0gPDB4ZmY4YzAwMDAgMHgxMDA+OworCQkJYWx0cixlY2MtcGFyZW50ID0gPCZnbWFjMD47CisJ CQlpbnRlcnJ1cHRzID0gPDQgSVJRX1RZUEVfTEVWRUxfSElHSD47CisJCX07CisKKwkJZW1hYzAt dHgtZWNjQGZmOGMwNDAwIHsKKwkJCWNvbXBhdGlibGUgPSAiYWx0cixzb2NmcGdhLXMxMC1ldGgt bWFjLWVjYyI7CisJCQlyZWcgPSA8MHhmZjhjMDQwMCAweDEwMD47CisJCQlhbHRyLGVjYy1wYXJl bnQgPSA8JmdtYWMwPjsKKwkJCWludGVycnVwdHMgPSA8NSBJUlFfVFlQRV9MRVZFTF9ISUdIPicK KwkJfTsKKworCQluYW5kLWJ1Zi1lY2NAZmY4YzgwMDAgeworCQkJY29tcGF0aWJsZSA9ICJhbHRy LHNvY2ZwZ2EtczEwLW5hbmQtZWNjIjsKKwkJCXJlZyA9IDwweGZmOGM4MDAwIDB4MTAwPjsKKwkJ CWFsdHIsZWNjLXBhcmVudCA9IDwmbmFuZD47CisJCQlpbnRlcnJ1cHRzID0gPDExIElSUV9UWVBF X0xFVkVMX0hJR0g+OworCQl9OworCisJCW5hbmQtcmQtZWNjQGZmOGM4NDAwIHsKKwkJCWNvbXBh dGlibGUgPSAiYWx0cixzb2NmcGdhLXMxMC1uYW5kLWVjYyI7CisJCQlyZWcgPSA8MHhmZjhjODQw MCAweDEwMD47CisJCQlhbHRyLGVjYy1wYXJlbnQgPSA8Jm5hbmQ+OworCQkJaW50ZXJydXB0cyA9 IDwxMyBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKKwkJfTsKKworCQluYW5kLXdyLWVjY0BmZjhjODgw MCB7CisJCQljb21wYXRpYmxlID0gImFsdHIsc29jZnBnYS1zMTAtbmFuZC1lY2MiOworCQkJcmVn ID0gPDB4ZmY4Yzg4MDAgMHgxMDA+OworCQkJYWx0cixlY2MtcGFyZW50ID0gPCZuYW5kPjsKKwkJ CWludGVycnVwdHMgPSA8MTIgSVJRX1RZUEVfTEVWRUxfSElHSD47CisJCX07CisKKwkJZG1hLWVj Y0BmZjhjOTAwMCB7CisJCQljb21wYXRpYmxlID0gImFsdHIsc29jZnBnYS1zMTAtZG1hLWVjYyI7 CisJCQlyZWcgPSA8MHhmZjhjOTAwMCAweDEwMD47CisJCQlhbHRyLGVjYy1wYXJlbnQgPSA8JnBk bWE+OworCQkJaW50ZXJydXB0cyA9IDwxMCBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKKworCQl1c2Iw LWVjY0BmZjhjNDAwMCB7CisJCQljb21wYXRpYmxlID0gImFsdHIsc29jZnBnYS1zMTAtdXNiLWVj YyI7CisJCQlyZWcgPSA8MHhmZjhjNDAwMCAweDEwMD47CisJCQlhbHRyLGVjYy1wYXJlbnQgPSA8 JnVzYjA+OworCQkJaW50ZXJydXB0cyA9IDwyIElSUV9UWVBFX0xFVkVMX0hJR0g+OworCQl9Owor CisJCXNkbW1jLWVjY0BmZjhjOGMwMCB7CisJCQljb21wYXRpYmxlID0gImFsdHIsc29jZnBnYS1z MTAtc2RtbWMtZWNjIjsKKwkJCXJlZyA9IDwweGZmOGM4YzAwIDB4MTAwPjsKKwkJCWFsdHIsZWNj LXBhcmVudCA9IDwmbW1jPjsKKwkJCWludGVycnVwdHMgPSA8MTQgSVJRX1RZUEVfTEVWRUxfSElH SD4sCisJCQkJICAgICA8MTUgSVJRX1RZUEVfTEVWRUxfSElHSD47CisJCX07CiAJfTsK From mboxrd@z Thu Jan 1 00:00:00 1970 From: thor.thayer@linux.intel.com Subject: [PATCHv2 2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings Date: Wed, 27 Feb 2019 11:27:22 -0600 Message-ID: <1551288445-22335-3-git-send-email-thor.thayer@linux.intel.com> References: <1551288445-22335-1-git-send-email-thor.thayer@linux.intel.com> Return-path: In-Reply-To: <1551288445-22335-1-git-send-email-thor.thayer@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org To: bp@alien8.de, dinguyen@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, mchehab@kernel.org Cc: thor.thayer@linux.intel.com, devicetree@vger.kernel.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org List-Id: devicetree@vger.kernel.org From: Thor Thayer Add peripheral bindings for Stratix10 EDAC to capture the differences between the ARM64 and ARM32 architecture. Signed-off-by: Thor Thayer --- v2 No change --- .../devicetree/bindings/edac/socfpga-eccmgr.txt | 106 +++++++++++++++++++++ 1 file changed, 106 insertions(+) diff --git a/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt b/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt index a0ac50e15912..a0fa80c53d2a 100644 --- a/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt +++ b/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt @@ -258,6 +258,49 @@ Required Properties: - compatible : Should be "altr,sdram-edac-s10" - interrupts : Should be single bit error interrupt. +On-Chip RAM ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-ocram-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent OCRAM node. +- interrupts : Should be single bit error interrupt. + +Ethernet FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-eth-mac-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent Ethernet node. +- interrupts : Should be single bit error interrupt. + +NAND FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-nand-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent NAND node. +- interrupts : Should be single bit error interrupt. + +DMA FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-dma-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent DMA node. +- interrupts : Should be single bit error interrupt. + +USB FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-usb-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent USB node. +- interrupts : Should be single bit error interrupt. + +SDMMC FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-sdmmc-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent SD/MMC node. +- interrupts : Should be single bit error interrupt for port A + and then single bit error interrupt for port B. + Example: eccmgr { @@ -274,4 +317,67 @@ Example: compatible = "altr,sdram-edac-s10"; interrupts = <16 IRQ_TYPE_LEVEL_HIGH>; }; + + ocram-ecc@ff8cc000 { + compatible = "altr,socfpga-s10-ocram-ecc"; + reg = ; + altr,ecc-parent = <&ocram>; + interrupts = <1 IRQ_TYPE_LEVEL_HIGH>; + }; + + emac0-rx-ecc@ff8c0000 { + compatible = "altr,socfpga-s10-eth-mac-ecc"; + reg = <0xff8c0000 0x100>; + altr,ecc-parent = <&gmac0>; + interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; + }; + + emac0-tx-ecc@ff8c0400 { + compatible = "altr,socfpga-s10-eth-mac-ecc"; + reg = <0xff8c0400 0x100>; + altr,ecc-parent = <&gmac0>; + interrupts = <5 IRQ_TYPE_LEVEL_HIGH>' + }; + + nand-buf-ecc@ff8c8000 { + compatible = "altr,socfpga-s10-nand-ecc"; + reg = <0xff8c8000 0x100>; + altr,ecc-parent = <&nand>; + interrupts = <11 IRQ_TYPE_LEVEL_HIGH>; + }; + + nand-rd-ecc@ff8c8400 { + compatible = "altr,socfpga-s10-nand-ecc"; + reg = <0xff8c8400 0x100>; + altr,ecc-parent = <&nand>; + interrupts = <13 IRQ_TYPE_LEVEL_HIGH>; + }; + + nand-wr-ecc@ff8c8800 { + compatible = "altr,socfpga-s10-nand-ecc"; + reg = <0xff8c8800 0x100>; + altr,ecc-parent = <&nand>; + interrupts = <12 IRQ_TYPE_LEVEL_HIGH>; + }; + + dma-ecc@ff8c9000 { + compatible = "altr,socfpga-s10-dma-ecc"; + reg = <0xff8c9000 0x100>; + altr,ecc-parent = <&pdma>; + interrupts = <10 IRQ_TYPE_LEVEL_HIGH>; + + usb0-ecc@ff8c4000 { + compatible = "altr,socfpga-s10-usb-ecc"; + reg = <0xff8c4000 0x100>; + altr,ecc-parent = <&usb0>; + interrupts = <2 IRQ_TYPE_LEVEL_HIGH>; + }; + + sdmmc-ecc@ff8c8c00 { + compatible = "altr,socfpga-s10-sdmmc-ecc"; + reg = <0xff8c8c00 0x100>; + altr,ecc-parent = <&mmc>; + interrupts = <14 IRQ_TYPE_LEVEL_HIGH>, + <15 IRQ_TYPE_LEVEL_HIGH>; + }; }; -- 2.7.4