From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [PATCHv3,2/3] Documentation: dt: edac: Add Stratix10 Peripheral bindings From: thor.thayer@linux.intel.com Message-Id: <1553529476-26181-3-git-send-email-thor.thayer@linux.intel.com> Date: Mon, 25 Mar 2019 10:57:55 -0500 To: bp@alien8.de, dinguyen@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com Cc: mchehab@kernel.org, james.morse@arm.com, thor.thayer@linux.intel.com, devicetree@vger.kernel.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org List-ID: RnJvbTogVGhvciBUaGF5ZXIgPHRob3IudGhheWVyQGxpbnV4LmludGVsLmNvbT4KCkFkZCBwZXJp cGhlcmFsIGJpbmRpbmdzIGZvciBTdHJhdGl4MTAgRURBQyB0byBjYXB0dXJlCnRoZSBkaWZmZXJl bmNlcyBiZXR3ZWVuIHRoZSBBUk02NCBhbmQgQVJNMzIgYXJjaGl0ZWN0dXJlLgoKU2lnbmVkLW9m Zi1ieTogVGhvciBUaGF5ZXIgPHRob3IudGhheWVyQGxpbnV4LmludGVsLmNvbT4KLS0tCnYyLTMg Tm8gY2hhbmdlCi0tLQogLi4uL2RldmljZXRyZWUvYmluZGluZ3MvZWRhYy9zb2NmcGdhLWVjY21n ci50eHQgICAgfCAxMDYgKysrKysrKysrKysrKysrKysrKysrCiAxIGZpbGUgY2hhbmdlZCwgMTA2 IGluc2VydGlvbnMoKykKCmRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmlu ZGluZ3MvZWRhYy9zb2NmcGdhLWVjY21nci50eHQgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUv YmluZGluZ3MvZWRhYy9zb2NmcGdhLWVjY21nci50eHQKaW5kZXggYWNiMjExYzA5OGMwLi44ZjUy MjA2Y2ZkMmEgMTAwNjQ0Ci0tLSBhL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9l ZGFjL3NvY2ZwZ2EtZWNjbWdyLnR4dAorKysgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmlu ZGluZ3MvZWRhYy9zb2NmcGdhLWVjY21nci50eHQKQEAgLTI1OCw2ICsyNTgsNDkgQEAgUmVxdWly ZWQgUHJvcGVydGllczoKIC0gY29tcGF0aWJsZSA6IFNob3VsZCBiZSAiYWx0cixzZHJhbS1lZGFj LXMxMCIKIC0gaW50ZXJydXB0cyA6IFNob3VsZCBiZSBzaW5nbGUgYml0IGVycm9yIGludGVycnVw dC4KIAorT24tQ2hpcCBSQU0gRUNDCitSZXF1aXJlZCBQcm9wZXJ0aWVzOgorLSBjb21wYXRpYmxl ICAgICAgOiBTaG91bGQgYmUgImFsdHIsc29jZnBnYS1zMTAtb2NyYW0tZWNjIgorLSByZWcgICAg ICAgICAgICAgOiBBZGRyZXNzIGFuZCBzaXplIGZvciBFQ0MgYmxvY2sgcmVnaXN0ZXJzLgorLSBh bHRyLGVjYy1wYXJlbnQgOiBwaGFuZGxlIHRvIHBhcmVudCBPQ1JBTSBub2RlLgorLSBpbnRlcnJ1 cHRzICAgICAgOiBTaG91bGQgYmUgc2luZ2xlIGJpdCBlcnJvciBpbnRlcnJ1cHQuCisKK0V0aGVy bmV0IEZJRk8gRUNDCitSZXF1aXJlZCBQcm9wZXJ0aWVzOgorLSBjb21wYXRpYmxlICAgICAgOiBT aG91bGQgYmUgImFsdHIsc29jZnBnYS1zMTAtZXRoLW1hYy1lY2MiCistIHJlZyAgICAgICAgICAg ICA6IEFkZHJlc3MgYW5kIHNpemUgZm9yIEVDQyBibG9jayByZWdpc3RlcnMuCistIGFsdHIsZWNj LXBhcmVudCA6IHBoYW5kbGUgdG8gcGFyZW50IEV0aGVybmV0IG5vZGUuCistIGludGVycnVwdHMg ICAgICA6IFNob3VsZCBiZSBzaW5nbGUgYml0IGVycm9yIGludGVycnVwdC4KKworTkFORCBGSUZP IEVDQworUmVxdWlyZWQgUHJvcGVydGllczoKKy0gY29tcGF0aWJsZSAgICAgIDogU2hvdWxkIGJl ICJhbHRyLHNvY2ZwZ2EtczEwLW5hbmQtZWNjIgorLSByZWcgICAgICAgICAgICAgOiBBZGRyZXNz IGFuZCBzaXplIGZvciBFQ0MgYmxvY2sgcmVnaXN0ZXJzLgorLSBhbHRyLGVjYy1wYXJlbnQgOiBw aGFuZGxlIHRvIHBhcmVudCBOQU5EIG5vZGUuCistIGludGVycnVwdHMgICAgICA6IFNob3VsZCBi ZSBzaW5nbGUgYml0IGVycm9yIGludGVycnVwdC4KKworRE1BIEZJRk8gRUNDCitSZXF1aXJlZCBQ cm9wZXJ0aWVzOgorLSBjb21wYXRpYmxlICAgICAgOiBTaG91bGQgYmUgImFsdHIsc29jZnBnYS1z MTAtZG1hLWVjYyIKKy0gcmVnICAgICAgICAgICAgIDogQWRkcmVzcyBhbmQgc2l6ZSBmb3IgRUND IGJsb2NrIHJlZ2lzdGVycy4KKy0gYWx0cixlY2MtcGFyZW50IDogcGhhbmRsZSB0byBwYXJlbnQg RE1BIG5vZGUuCistIGludGVycnVwdHMgICAgICA6IFNob3VsZCBiZSBzaW5nbGUgYml0IGVycm9y IGludGVycnVwdC4KKworVVNCIEZJRk8gRUNDCitSZXF1aXJlZCBQcm9wZXJ0aWVzOgorLSBjb21w YXRpYmxlICAgICAgOiBTaG91bGQgYmUgImFsdHIsc29jZnBnYS1zMTAtdXNiLWVjYyIKKy0gcmVn ICAgICAgICAgICAgIDogQWRkcmVzcyBhbmQgc2l6ZSBmb3IgRUNDIGJsb2NrIHJlZ2lzdGVycy4K Ky0gYWx0cixlY2MtcGFyZW50IDogcGhhbmRsZSB0byBwYXJlbnQgVVNCIG5vZGUuCistIGludGVy cnVwdHMgICAgICA6IFNob3VsZCBiZSBzaW5nbGUgYml0IGVycm9yIGludGVycnVwdC4KKworU0RN TUMgRklGTyBFQ0MKK1JlcXVpcmVkIFByb3BlcnRpZXM6CistIGNvbXBhdGlibGUgICAgICA6IFNo b3VsZCBiZSAiYWx0cixzb2NmcGdhLXMxMC1zZG1tYy1lY2MiCistIHJlZyAgICAgICAgICAgICA6 IEFkZHJlc3MgYW5kIHNpemUgZm9yIEVDQyBibG9jayByZWdpc3RlcnMuCistIGFsdHIsZWNjLXBh cmVudCA6IHBoYW5kbGUgdG8gcGFyZW50IFNEL01NQyBub2RlLgorLSBpbnRlcnJ1cHRzICAgICAg OiBTaG91bGQgYmUgc2luZ2xlIGJpdCBlcnJvciBpbnRlcnJ1cHQgZm9yIHBvcnQgQQorCQkgICAg YW5kIHRoZW4gc2luZ2xlIGJpdCBlcnJvciBpbnRlcnJ1cHQgZm9yIHBvcnQgQi4KKwogRXhhbXBs ZToKIAogCWVjY21nciB7CkBAIC0yNzQsNCArMzE3LDY3IEBAIEV4YW1wbGU6CiAJCQljb21wYXRp YmxlID0gImFsdHIsc2RyYW0tZWRhYy1zMTAiOwogCQkJaW50ZXJydXB0cyA9IDwxNiBJUlFfVFlQ RV9MRVZFTF9ISUdIPjsKIAkJfTsKKworCQlvY3JhbS1lY2NAZmY4Y2MwMDAgeworCQkJY29tcGF0 aWJsZSA9ICJhbHRyLHNvY2ZwZ2EtczEwLW9jcmFtLWVjYyI7CisJCQlyZWcgPSA8ZmY4Y2MwMDAg MHgxMDA+OworCQkJYWx0cixlY2MtcGFyZW50ID0gPCZvY3JhbT47CisJCQlpbnRlcnJ1cHRzID0g PDEgSVJRX1RZUEVfTEVWRUxfSElHSD47CisJCX07CisKKwkJZW1hYzAtcngtZWNjQGZmOGMwMDAw IHsKKwkJCWNvbXBhdGlibGUgPSAiYWx0cixzb2NmcGdhLXMxMC1ldGgtbWFjLWVjYyI7CisJCQly ZWcgPSA8MHhmZjhjMDAwMCAweDEwMD47CisJCQlhbHRyLGVjYy1wYXJlbnQgPSA8JmdtYWMwPjsK KwkJCWludGVycnVwdHMgPSA8NCBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKKwkJfTsKKworCQllbWFj MC10eC1lY2NAZmY4YzA0MDAgeworCQkJY29tcGF0aWJsZSA9ICJhbHRyLHNvY2ZwZ2EtczEwLWV0 aC1tYWMtZWNjIjsKKwkJCXJlZyA9IDwweGZmOGMwNDAwIDB4MTAwPjsKKwkJCWFsdHIsZWNjLXBh cmVudCA9IDwmZ21hYzA+OworCQkJaW50ZXJydXB0cyA9IDw1IElSUV9UWVBFX0xFVkVMX0hJR0g+ JworCQl9OworCisJCW5hbmQtYnVmLWVjY0BmZjhjODAwMCB7CisJCQljb21wYXRpYmxlID0gImFs dHIsc29jZnBnYS1zMTAtbmFuZC1lY2MiOworCQkJcmVnID0gPDB4ZmY4YzgwMDAgMHgxMDA+Owor CQkJYWx0cixlY2MtcGFyZW50ID0gPCZuYW5kPjsKKwkJCWludGVycnVwdHMgPSA8MTEgSVJRX1RZ UEVfTEVWRUxfSElHSD47CisJCX07CisKKwkJbmFuZC1yZC1lY2NAZmY4Yzg0MDAgeworCQkJY29t cGF0aWJsZSA9ICJhbHRyLHNvY2ZwZ2EtczEwLW5hbmQtZWNjIjsKKwkJCXJlZyA9IDwweGZmOGM4 NDAwIDB4MTAwPjsKKwkJCWFsdHIsZWNjLXBhcmVudCA9IDwmbmFuZD47CisJCQlpbnRlcnJ1cHRz ID0gPDEzIElSUV9UWVBFX0xFVkVMX0hJR0g+OworCQl9OworCisJCW5hbmQtd3ItZWNjQGZmOGM4 ODAwIHsKKwkJCWNvbXBhdGlibGUgPSAiYWx0cixzb2NmcGdhLXMxMC1uYW5kLWVjYyI7CisJCQly ZWcgPSA8MHhmZjhjODgwMCAweDEwMD47CisJCQlhbHRyLGVjYy1wYXJlbnQgPSA8Jm5hbmQ+Owor CQkJaW50ZXJydXB0cyA9IDwxMiBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKKwkJfTsKKworCQlkbWEt ZWNjQGZmOGM5MDAwIHsKKwkJCWNvbXBhdGlibGUgPSAiYWx0cixzb2NmcGdhLXMxMC1kbWEtZWNj IjsKKwkJCXJlZyA9IDwweGZmOGM5MDAwIDB4MTAwPjsKKwkJCWFsdHIsZWNjLXBhcmVudCA9IDwm cGRtYT47CisJCQlpbnRlcnJ1cHRzID0gPDEwIElSUV9UWVBFX0xFVkVMX0hJR0g+OworCisJCXVz YjAtZWNjQGZmOGM0MDAwIHsKKwkJCWNvbXBhdGlibGUgPSAiYWx0cixzb2NmcGdhLXMxMC11c2It ZWNjIjsKKwkJCXJlZyA9IDwweGZmOGM0MDAwIDB4MTAwPjsKKwkJCWFsdHIsZWNjLXBhcmVudCA9 IDwmdXNiMD47CisJCQlpbnRlcnJ1cHRzID0gPDIgSVJRX1RZUEVfTEVWRUxfSElHSD47CisJCX07 CisKKwkJc2RtbWMtZWNjQGZmOGM4YzAwIHsKKwkJCWNvbXBhdGlibGUgPSAiYWx0cixzb2NmcGdh LXMxMC1zZG1tYy1lY2MiOworCQkJcmVnID0gPDB4ZmY4YzhjMDAgMHgxMDA+OworCQkJYWx0cixl Y2MtcGFyZW50ID0gPCZtbWM+OworCQkJaW50ZXJydXB0cyA9IDwxNCBJUlFfVFlQRV9MRVZFTF9I SUdIPiwKKwkJCQkgICAgIDwxNSBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKKwkJfTsKIAl9Owo= From mboxrd@z Thu Jan 1 00:00:00 1970 From: thor.thayer@linux.intel.com Subject: [PATCHv3 2/3] Documentation: dt: edac: Add Stratix10 Peripheral bindings Date: Mon, 25 Mar 2019 10:57:55 -0500 Message-ID: <1553529476-26181-3-git-send-email-thor.thayer@linux.intel.com> References: <1553529476-26181-1-git-send-email-thor.thayer@linux.intel.com> Return-path: In-Reply-To: <1553529476-26181-1-git-send-email-thor.thayer@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org To: bp@alien8.de, dinguyen@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com Cc: mchehab@kernel.org, james.morse@arm.com, thor.thayer@linux.intel.com, devicetree@vger.kernel.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org List-Id: devicetree@vger.kernel.org From: Thor Thayer Add peripheral bindings for Stratix10 EDAC to capture the differences between the ARM64 and ARM32 architecture. Signed-off-by: Thor Thayer --- v2-3 No change --- .../devicetree/bindings/edac/socfpga-eccmgr.txt | 106 +++++++++++++++++++++ 1 file changed, 106 insertions(+) diff --git a/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt b/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt index acb211c098c0..8f52206cfd2a 100644 --- a/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt +++ b/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt @@ -258,6 +258,49 @@ Required Properties: - compatible : Should be "altr,sdram-edac-s10" - interrupts : Should be single bit error interrupt. +On-Chip RAM ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-ocram-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent OCRAM node. +- interrupts : Should be single bit error interrupt. + +Ethernet FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-eth-mac-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent Ethernet node. +- interrupts : Should be single bit error interrupt. + +NAND FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-nand-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent NAND node. +- interrupts : Should be single bit error interrupt. + +DMA FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-dma-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent DMA node. +- interrupts : Should be single bit error interrupt. + +USB FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-usb-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent USB node. +- interrupts : Should be single bit error interrupt. + +SDMMC FIFO ECC +Required Properties: +- compatible : Should be "altr,socfpga-s10-sdmmc-ecc" +- reg : Address and size for ECC block registers. +- altr,ecc-parent : phandle to parent SD/MMC node. +- interrupts : Should be single bit error interrupt for port A + and then single bit error interrupt for port B. + Example: eccmgr { @@ -274,4 +317,67 @@ Example: compatible = "altr,sdram-edac-s10"; interrupts = <16 IRQ_TYPE_LEVEL_HIGH>; }; + + ocram-ecc@ff8cc000 { + compatible = "altr,socfpga-s10-ocram-ecc"; + reg = ; + altr,ecc-parent = <&ocram>; + interrupts = <1 IRQ_TYPE_LEVEL_HIGH>; + }; + + emac0-rx-ecc@ff8c0000 { + compatible = "altr,socfpga-s10-eth-mac-ecc"; + reg = <0xff8c0000 0x100>; + altr,ecc-parent = <&gmac0>; + interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; + }; + + emac0-tx-ecc@ff8c0400 { + compatible = "altr,socfpga-s10-eth-mac-ecc"; + reg = <0xff8c0400 0x100>; + altr,ecc-parent = <&gmac0>; + interrupts = <5 IRQ_TYPE_LEVEL_HIGH>' + }; + + nand-buf-ecc@ff8c8000 { + compatible = "altr,socfpga-s10-nand-ecc"; + reg = <0xff8c8000 0x100>; + altr,ecc-parent = <&nand>; + interrupts = <11 IRQ_TYPE_LEVEL_HIGH>; + }; + + nand-rd-ecc@ff8c8400 { + compatible = "altr,socfpga-s10-nand-ecc"; + reg = <0xff8c8400 0x100>; + altr,ecc-parent = <&nand>; + interrupts = <13 IRQ_TYPE_LEVEL_HIGH>; + }; + + nand-wr-ecc@ff8c8800 { + compatible = "altr,socfpga-s10-nand-ecc"; + reg = <0xff8c8800 0x100>; + altr,ecc-parent = <&nand>; + interrupts = <12 IRQ_TYPE_LEVEL_HIGH>; + }; + + dma-ecc@ff8c9000 { + compatible = "altr,socfpga-s10-dma-ecc"; + reg = <0xff8c9000 0x100>; + altr,ecc-parent = <&pdma>; + interrupts = <10 IRQ_TYPE_LEVEL_HIGH>; + + usb0-ecc@ff8c4000 { + compatible = "altr,socfpga-s10-usb-ecc"; + reg = <0xff8c4000 0x100>; + altr,ecc-parent = <&usb0>; + interrupts = <2 IRQ_TYPE_LEVEL_HIGH>; + }; + + sdmmc-ecc@ff8c8c00 { + compatible = "altr,socfpga-s10-sdmmc-ecc"; + reg = <0xff8c8c00 0x100>; + altr,ecc-parent = <&mmc>; + interrupts = <14 IRQ_TYPE_LEVEL_HIGH>, + <15 IRQ_TYPE_LEVEL_HIGH>; + }; }; -- 2.7.4