From mboxrd@z Thu Jan 1 00:00:00 1970 From: CK Hu Subject: Re: [PATCH v5, 22/32] drm/mediatek: add ovl0/ovl_2l0 usecase Date: Mon, 2 Sep 2019 16:11:32 +0800 Message-ID: <1567411892.5812.4.camel@mtksdaap41> References: <1567090254-15566-1-git-send-email-yongqiang.niu@mediatek.com> <1567090254-15566-23-git-send-email-yongqiang.niu@mediatek.com> <1567144708.5942.14.camel@mtksdaap41> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <1567144708.5942.14.camel@mtksdaap41> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: yongqiang.niu@mediatek.com Cc: Mark Rutland , devicetree@vger.kernel.org, David Airlie , linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Rob Herring , linux-mediatek@lists.infradead.org, Matthias Brugger , linux-arm-kernel@lists.infradead.org List-Id: linux-mediatek@lists.infradead.org SGksIFlvbmdxaWFuZzoKCk9uIEZyaSwgMjAxOS0wOC0zMCBhdCAxMzo1OCArMDgwMCwgQ0sgSHUg d3JvdGU6Cj4gSGksIFlvbmdxaWFuZzoKPiAKPiBPbiBUaHUsIDIwMTktMDgtMjkgYXQgMjI6NTAg KzA4MDAsIHlvbmdxaWFuZy5uaXVAbWVkaWF0ZWsuY29tIHdyb3RlOgo+ID4gRnJvbTogWW9uZ3Fp YW5nIE5pdSA8eW9uZ3FpYW5nLm5pdUBtZWRpYXRlay5jb20+Cj4gPiAKPiA+IFRoaXMgcGF0Y2gg YWRkIG92bDAvb3ZsXzJsMCB1c2VjYXNlCj4gPiBpbiBvdmwtPm92bF8ybDAgZGlyZWN0IGxpbmsg dXNlY2FzZToKPiA+IDEuIHRoZSBjcnRjIHN1cHBvcnQgbGF5ZXIgbnVtYmVyIHdpbGwgNCsyCj4g PiAyLiBvdmxfMmwwIGJhY2tncm91bmQgY29sb3IgaW5wdXQgc2VsZWN0IG92bDAgd2hlbiBjcnRj IGluaXQKPiA+IGFuZCBkaXNhYmxlIGl0IHdoZW4gY3J0YyBmaW5pc2gKPiA+IDMuIGNvbmZpZyBv dmxfMmwwIGxheWVyLCBpZiBjcnRjIGNvbmZpZyBsYXllciBudW1iZXIgaXMKPiA+IGJpZ2dlciB0 aGFuIG92bDAgc3VwcG9ydCBsYXllcnMobWF4IGlzIDQpCj4gPiAKPiA+IFNpZ25lZC1vZmYtYnk6 IFlvbmdxaWFuZyBOaXUgPHlvbmdxaWFuZy5uaXVAbWVkaWF0ZWsuY29tPgo+ID4gLS0tCj4gPiAg ZHJpdmVycy9ncHUvZHJtL21lZGlhdGVrL210a19kcm1fY3J0Yy5jIHwgMzggKysrKysrKysrKysr KysrKysrKysrKysrKysrKysrKy0tCj4gPiAgMSBmaWxlIGNoYW5nZWQsIDM2IGluc2VydGlvbnMo KyksIDIgZGVsZXRpb25zKC0pCj4gPiAKPiA+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0v bWVkaWF0ZWsvbXRrX2RybV9jcnRjLmMgYi9kcml2ZXJzL2dwdS9kcm0vbWVkaWF0ZWsvbXRrX2Ry bV9jcnRjLmMKPiA+IGluZGV4IGM2M2ZmMmIuLmI1NTk3MGEgMTAwNjQ0Cj4gPiAtLS0gYS9kcml2 ZXJzL2dwdS9kcm0vbWVkaWF0ZWsvbXRrX2RybV9jcnRjLmMKPiA+ICsrKyBiL2RyaXZlcnMvZ3B1 L2RybS9tZWRpYXRlay9tdGtfZHJtX2NydGMuYwo+ID4gQEAgLTI3MCw2ICsyNzAsMTUgQEAgc3Rh dGljIGludCBtdGtfY3J0Y19kZHBfaHdfaW5pdChzdHJ1Y3QgbXRrX2RybV9jcnRjICptdGtfY3J0 YykKPiA+ICAKPiA+ICAJZm9yIChpID0gMDsgaSA8IG10a19jcnRjLT5kZHBfY29tcF9ucjsgaSsr KSB7Cj4gPiAgCQlzdHJ1Y3QgbXRrX2RkcF9jb21wICpjb21wID0gbXRrX2NydGMtPmRkcF9jb21w W2ldOwo+ID4gKwkJZW51bSBtdGtfZGRwX2NvbXBfaWQgcHJldjsKPiA+ICsKPiA+ICsJCWlmIChp ID4gMCkKPiA+ICsJCQlwcmV2ID0gbXRrX2NydGMtPmRkcF9jb21wW2kgLSAxXS0+aWQ7Cj4gPiAr CQllbHNlCj4gPiArCQkJcHJldiA9IEREUF9DT01QT05FTlRfSURfTUFYOwo+ID4gKwo+ID4gKwkJ aWYgKHByZXYgPT0gRERQX0NPTVBPTkVOVF9PVkwwKQo+ID4gKwkJCW10a19kZHBfY29tcF9iZ2Ns cl9pbl9vbihjb21wKTsKPiAKPiBFdmVuIHRob3VnaCBib3RoIE9WTCBhbmQgT1ZMXzJMIGltcGxl bWVudCB0aGlzIGZ1bmN0aW9uLCBJIHRoaW5rIHdlCj4gY291bGQgc3RpbGwgY2FsbCB0aGlzIGZ1 bmN0aW9uIGZvciBPVkwgYW5kIE9WTF8yTCwgYW5kIGluCj4gbXRrX292bF9iZ2Nscl9pbl9vbigp LCB0byBqdWRnZSBpdCdzIE9WTCBvciBPVkxfMkwuCgpBcyBpbnRlcm5hbCBkaXNjdXNzaW9uLCB5 b3UgbWVudGlvbiB0aGF0IE9WTCBhbmQgT1ZMXzJMIGJvdGggaGFzCmJnY2xyX2luIGZ1bmN0aW9u LCBzbyBJIHRoaW5rIHdlIHNob3VsZCBrZWVwIGJnY2xyX2luIGZ1bmN0aW9uIGZvciBib3RoCk9W TCBhbmQgT1ZMXzJMLiBBbmQgaW4gY3J0YywgYWx3YXlzIGVuYWJsZSBiZ2Nscl9pbiBmb3IgY29t cFsxXSwgc28gY29kZQpoZXJlIGNvdWxkIGJlCgppZiAoaSA9PSAxKQoJbXRrX2RkcF9jb21wX2Jn Y2xyX2luX29uKGNvbXApOwoKUmVnYXJkcywKQ0sKCj4gCj4gUmVnYXJkcywKPiBDSwo+IAo+ID4g IAo+ID4gIAkJbXRrX2RkcF9jb21wX2NvbmZpZyhjb21wLCB3aWR0aCwgaGVpZ2h0LCB2cmVmcmVz aCwgYnBjKTsKPiA+ICAJCW10a19kZHBfY29tcF9zdGFydChjb21wKTsKPiA+IEBAIC0yNzksOSAr Mjg4LDE4IEBAIHN0YXRpYyBpbnQgbXRrX2NydGNfZGRwX2h3X2luaXQoc3RydWN0IG10a19kcm1f Y3J0YyAqbXRrX2NydGMpCj4gPiAgCWZvciAoaSA9IDA7IGkgPCBtdGtfY3J0Yy0+bGF5ZXJfbnI7 IGkrKykgewo+ID4gIAkJc3RydWN0IGRybV9wbGFuZSAqcGxhbmUgPSAmbXRrX2NydGMtPnBsYW5l c1tpXTsKPiA+ICAJCXN0cnVjdCBtdGtfcGxhbmVfc3RhdGUgKnBsYW5lX3N0YXRlOwo+ID4gKwkJ c3RydWN0IG10a19kZHBfY29tcCAqY29tcCA9IG10a19jcnRjLT5kZHBfY29tcFswXTsKPiA+ICsJ CXVuc2lnbmVkIGludCBjb21wX2xheWVyX25yID0gbXRrX2RkcF9jb21wX2xheWVyX25yKGNvbXAp Owo+ID4gKwkJdW5zaWduZWQgaW50IGxvY2FsX2xheWVyOwo+ID4gIAo+ID4gIAkJcGxhbmVfc3Rh dGUgPSB0b19tdGtfcGxhbmVfc3RhdGUocGxhbmUtPnN0YXRlKTsKPiA+IC0JCW10a19kZHBfY29t cF9sYXllcl9jb25maWcobXRrX2NydGMtPmRkcF9jb21wWzBdLCBpLAo+ID4gKwo+ID4gKwkJaWYg KGkgPj0gY29tcF9sYXllcl9ucikgewo+ID4gKwkJCWNvbXAgPSBtdGtfY3J0Yy0+ZGRwX2NvbXBb MV07Cj4gPiArCQkJbG9jYWxfbGF5ZXIgPSBpIC0gY29tcF9sYXllcl9ucjsKPiA+ICsJCX0gZWxz ZQo+ID4gKwkJCWxvY2FsX2xheWVyID0gaTsKPiA+ICsJCW10a19kZHBfY29tcF9sYXllcl9jb25m aWcoY29tcCwgbG9jYWxfbGF5ZXIsCj4gPiAgCQkJCQkgIHBsYW5lX3N0YXRlKTsKPiA+ICAJfQo+ ID4gIAo+ID4gQEAgLTMwNyw2ICszMjUsNyBAQCBzdGF0aWMgdm9pZCBtdGtfY3J0Y19kZHBfaHdf ZmluaShzdHJ1Y3QgbXRrX2RybV9jcnRjICptdGtfY3J0YykKPiA+ICAJCQkJCSAgIG10a19jcnRj LT5kZHBfY29tcFtpXS0+aWQpOwo+ID4gIAltdGtfZGlzcF9tdXRleF9kaXNhYmxlKG10a19jcnRj LT5tdXRleCk7Cj4gPiAgCWZvciAoaSA9IDA7IGkgPCBtdGtfY3J0Yy0+ZGRwX2NvbXBfbnIgLSAx OyBpKyspIHsKPiA+ICsJCW10a19kZHBfY29tcF9iZ2Nscl9pbl9vZmYobXRrX2NydGMtPmRkcF9j b21wW2ldKTsKPiA+ICAJCW10a19kZHBfcmVtb3ZlX2NvbXBfZnJvbV9wYXRoKG10a19jcnRjLT5j b25maWdfcmVncywKPiA+ICAJCQkJCSAgICAgIG10a19jcnRjLT5tbXN5c19yZWdfZGF0YSwKPiA+ ICAJCQkJCSAgICAgIG10a19jcnRjLT5kZHBfY29tcFtpXS0+aWQsCj4gPiBAQCAtMzI3LDYgKzM0 Niw4IEBAIHN0YXRpYyB2b2lkIG10a19jcnRjX2RkcF9jb25maWcoc3RydWN0IGRybV9jcnRjICpj cnRjKQo+ID4gIAlzdHJ1Y3QgbXRrX2NydGNfc3RhdGUgKnN0YXRlID0gdG9fbXRrX2NydGNfc3Rh dGUobXRrX2NydGMtPmJhc2Uuc3RhdGUpOwo+ID4gIAlzdHJ1Y3QgbXRrX2RkcF9jb21wICpjb21w ID0gbXRrX2NydGMtPmRkcF9jb21wWzBdOwo+ID4gIAl1bnNpZ25lZCBpbnQgaTsKPiA+ICsJdW5z aWduZWQgaW50IGNvbXBfbGF5ZXJfbnIgPSBtdGtfZGRwX2NvbXBfbGF5ZXJfbnIoY29tcCk7Cj4g PiArCXVuc2lnbmVkIGludCBsb2NhbF9sYXllcjsKPiA+ICAKPiA+ICAJLyoKPiA+ICAJICogVE9E TzogaW5zdGVhZCBvZiB1cGRhdGluZyB0aGUgcmVnaXN0ZXJzIGhlcmUsIHdlIHNob3VsZCBwcmVw YXJlCj4gPiBAQCAtMzQ5LDcgKzM3MCwxNCBAQCBzdGF0aWMgdm9pZCBtdGtfY3J0Y19kZHBfY29u ZmlnKHN0cnVjdCBkcm1fY3J0YyAqY3J0YykKPiA+ICAJCQlwbGFuZV9zdGF0ZSA9IHRvX210a19w bGFuZV9zdGF0ZShwbGFuZS0+c3RhdGUpOwo+ID4gIAo+ID4gIAkJCWlmIChwbGFuZV9zdGF0ZS0+ cGVuZGluZy5jb25maWcpIHsKPiA+IC0JCQkJbXRrX2RkcF9jb21wX2xheWVyX2NvbmZpZyhjb21w LCBpLCBwbGFuZV9zdGF0ZSk7Cj4gPiArCQkJCWlmIChpID49IGNvbXBfbGF5ZXJfbnIpIHsKPiA+ ICsJCQkJCWNvbXAgPSBtdGtfY3J0Yy0+ZGRwX2NvbXBbMV07Cj4gPiArCQkJCQlsb2NhbF9sYXll ciA9IGkgLSBjb21wX2xheWVyX25yOwo+ID4gKwkJCQl9IGVsc2UKPiA+ICsJCQkJCWxvY2FsX2xh eWVyID0gaTsKPiA+ICsKPiA+ICsJCQkJbXRrX2RkcF9jb21wX2xheWVyX2NvbmZpZyhjb21wLCBs b2NhbF9sYXllciwKPiA+ICsJCQkJCQkJICBwbGFuZV9zdGF0ZSk7Cj4gPiAgCQkJCXBsYW5lX3N0 YXRlLT5wZW5kaW5nLmNvbmZpZyA9IGZhbHNlOwo+ID4gIAkJCX0KPiA+ICAJCX0KPiA+IEBAIC01 NzIsNiArNjAwLDEyIEBAIGludCBtdGtfZHJtX2NydGNfY3JlYXRlKHN0cnVjdCBkcm1fZGV2aWNl ICpkcm1fZGV2LAo+ID4gIAl9Cj4gPiAgCj4gPiAgCW10a19jcnRjLT5sYXllcl9uciA9IG10a19k ZHBfY29tcF9sYXllcl9ucihtdGtfY3J0Yy0+ZGRwX2NvbXBbMF0pOwo+ID4gKwlpZiAobXRrX2Ny dGMtPmRkcF9jb21wX25yID4gMSkgewo+ID4gKwkJc3RydWN0IG10a19kZHBfY29tcCAqY29tcCA9 IG10a19jcnRjLT5kZHBfY29tcFsxXTsKPiA+ICsKPiA+ICsJCWlmIChjb21wLT5mdW5jcy0+Ymdj bHJfaW5fb24pCj4gPiArCQkJbXRrX2NydGMtPmxheWVyX25yICs9IG10a19kZHBfY29tcF9sYXll cl9ucihjb21wKTsKPiA+ICsJfQo+ID4gIAltdGtfY3J0Yy0+cGxhbmVzID0gZGV2bV9rY2FsbG9j KGRldiwgbXRrX2NydGMtPmxheWVyX25yLAo+ID4gIAkJCQkJc2l6ZW9mKHN0cnVjdCBkcm1fcGxh bmUpLAo+ID4gIAkJCQkJR0ZQX0tFUk5FTCk7Cj4gCgoKX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVsIG1haWxpbmcgbGlzdApkcmktZGV2ZWxA bGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxt YW4vbGlzdGluZm8vZHJpLWRldmVs From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.2 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED, USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 82E00C3A59B for ; Mon, 2 Sep 2019 08:12:12 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 53358206BB for ; Mon, 2 Sep 2019 08:12:12 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="jx/mZcNz" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 53358206BB Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=tcSUHdq0H+JIibtDJfVYYE9aCRnocFODEmN88O2BvbI=; b=jx/mZcNzM0snUk F1fCDyw0rdJ2jn9EEGPpWHSjPMDcYkJQ+HklVdD9Y5fjv6cTEmeX7wrNBjOdfZ4UTL5bsawfdFsbp hELg3ILc2l5A08wG/TIy5AI8v9iifVFvVFz6eKzZ17akfNZJ9OE6hxu5t+i6TajEzaT3HA39uIaYW oGXU2zwKO4qR1LPdOmuFwjSA/7wP5vNYvEfdLSm23MUwXiDVXWZqBZE7C+8N9zeiZuxGpNIrrLtrp 8nwRzbn3CnefI0BlWmIZIDA5rbr8lg+mSutweAVpw/FhCTin1jZRKgJyrqmt9yEnVaL55HopHKGEl mLfgkPVQhhxbr162RiZQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux)) id 1i4hRV-0002OE-Ae; Mon, 02 Sep 2019 08:12:05 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92 #3 (Red Hat Linux)) id 1i4hRA-0002Ag-UB; Mon, 02 Sep 2019 08:11:47 +0000 X-UUID: 3c4a8f8fbb1f462f9ca4641101ff4bef-20190902 X-UUID: 3c4a8f8fbb1f462f9ca4641101ff4bef-20190902 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1849171590; Mon, 02 Sep 2019 00:11:42 -0800 Received: from MTKMBS31DR.mediatek.inc (172.27.6.102) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 2 Sep 2019 01:11:40 -0700 Received: from mtkcas09.mediatek.inc (172.21.101.178) by MTKMBS31DR.mediatek.inc (172.27.6.102) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 2 Sep 2019 16:11:34 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Mon, 2 Sep 2019 16:11:34 +0800 Message-ID: <1567411892.5812.4.camel@mtksdaap41> Subject: Re: [PATCH v5, 22/32] drm/mediatek: add ovl0/ovl_2l0 usecase From: CK Hu To: Date: Mon, 2 Sep 2019 16:11:32 +0800 In-Reply-To: <1567144708.5942.14.camel@mtksdaap41> References: <1567090254-15566-1-git-send-email-yongqiang.niu@mediatek.com> <1567090254-15566-23-git-send-email-yongqiang.niu@mediatek.com> <1567144708.5942.14.camel@mtksdaap41> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 8DEBCB9E9240A11796BAA4C58301C88141C950438EF9BB1DF055A5834AA80B812000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190902_011145_006573_9FFC93C2 X-CRM114-Status: GOOD ( 19.30 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland , devicetree@vger.kernel.org, Philipp Zabel , David Airlie , linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Rob Herring , linux-mediatek@lists.infradead.org, Daniel Vetter , Matthias Brugger , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi, Yongqiang: On Fri, 2019-08-30 at 13:58 +0800, CK Hu wrote: > Hi, Yongqiang: > > On Thu, 2019-08-29 at 22:50 +0800, yongqiang.niu@mediatek.com wrote: > > From: Yongqiang Niu > > > > This patch add ovl0/ovl_2l0 usecase > > in ovl->ovl_2l0 direct link usecase: > > 1. the crtc support layer number will 4+2 > > 2. ovl_2l0 background color input select ovl0 when crtc init > > and disable it when crtc finish > > 3. config ovl_2l0 layer, if crtc config layer number is > > bigger than ovl0 support layers(max is 4) > > > > Signed-off-by: Yongqiang Niu > > --- > > drivers/gpu/drm/mediatek/mtk_drm_crtc.c | 38 +++++++++++++++++++++++++++++++-- > > 1 file changed, 36 insertions(+), 2 deletions(-) > > > > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_crtc.c b/drivers/gpu/drm/mediatek/mtk_drm_crtc.c > > index c63ff2b..b55970a 100644 > > --- a/drivers/gpu/drm/mediatek/mtk_drm_crtc.c > > +++ b/drivers/gpu/drm/mediatek/mtk_drm_crtc.c > > @@ -270,6 +270,15 @@ static int mtk_crtc_ddp_hw_init(struct mtk_drm_crtc *mtk_crtc) > > > > for (i = 0; i < mtk_crtc->ddp_comp_nr; i++) { > > struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[i]; > > + enum mtk_ddp_comp_id prev; > > + > > + if (i > 0) > > + prev = mtk_crtc->ddp_comp[i - 1]->id; > > + else > > + prev = DDP_COMPONENT_ID_MAX; > > + > > + if (prev == DDP_COMPONENT_OVL0) > > + mtk_ddp_comp_bgclr_in_on(comp); > > Even though both OVL and OVL_2L implement this function, I think we > could still call this function for OVL and OVL_2L, and in > mtk_ovl_bgclr_in_on(), to judge it's OVL or OVL_2L. As internal discussion, you mention that OVL and OVL_2L both has bgclr_in function, so I think we should keep bgclr_in function for both OVL and OVL_2L. And in crtc, always enable bgclr_in for comp[1], so code here could be if (i == 1) mtk_ddp_comp_bgclr_in_on(comp); Regards, CK > > Regards, > CK > > > > > mtk_ddp_comp_config(comp, width, height, vrefresh, bpc); > > mtk_ddp_comp_start(comp); > > @@ -279,9 +288,18 @@ static int mtk_crtc_ddp_hw_init(struct mtk_drm_crtc *mtk_crtc) > > for (i = 0; i < mtk_crtc->layer_nr; i++) { > > struct drm_plane *plane = &mtk_crtc->planes[i]; > > struct mtk_plane_state *plane_state; > > + struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[0]; > > + unsigned int comp_layer_nr = mtk_ddp_comp_layer_nr(comp); > > + unsigned int local_layer; > > > > plane_state = to_mtk_plane_state(plane->state); > > - mtk_ddp_comp_layer_config(mtk_crtc->ddp_comp[0], i, > > + > > + if (i >= comp_layer_nr) { > > + comp = mtk_crtc->ddp_comp[1]; > > + local_layer = i - comp_layer_nr; > > + } else > > + local_layer = i; > > + mtk_ddp_comp_layer_config(comp, local_layer, > > plane_state); > > } > > > > @@ -307,6 +325,7 @@ static void mtk_crtc_ddp_hw_fini(struct mtk_drm_crtc *mtk_crtc) > > mtk_crtc->ddp_comp[i]->id); > > mtk_disp_mutex_disable(mtk_crtc->mutex); > > for (i = 0; i < mtk_crtc->ddp_comp_nr - 1; i++) { > > + mtk_ddp_comp_bgclr_in_off(mtk_crtc->ddp_comp[i]); > > mtk_ddp_remove_comp_from_path(mtk_crtc->config_regs, > > mtk_crtc->mmsys_reg_data, > > mtk_crtc->ddp_comp[i]->id, > > @@ -327,6 +346,8 @@ static void mtk_crtc_ddp_config(struct drm_crtc *crtc) > > struct mtk_crtc_state *state = to_mtk_crtc_state(mtk_crtc->base.state); > > struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[0]; > > unsigned int i; > > + unsigned int comp_layer_nr = mtk_ddp_comp_layer_nr(comp); > > + unsigned int local_layer; > > > > /* > > * TODO: instead of updating the registers here, we should prepare > > @@ -349,7 +370,14 @@ static void mtk_crtc_ddp_config(struct drm_crtc *crtc) > > plane_state = to_mtk_plane_state(plane->state); > > > > if (plane_state->pending.config) { > > - mtk_ddp_comp_layer_config(comp, i, plane_state); > > + if (i >= comp_layer_nr) { > > + comp = mtk_crtc->ddp_comp[1]; > > + local_layer = i - comp_layer_nr; > > + } else > > + local_layer = i; > > + > > + mtk_ddp_comp_layer_config(comp, local_layer, > > + plane_state); > > plane_state->pending.config = false; > > } > > } > > @@ -572,6 +600,12 @@ int mtk_drm_crtc_create(struct drm_device *drm_dev, > > } > > > > mtk_crtc->layer_nr = mtk_ddp_comp_layer_nr(mtk_crtc->ddp_comp[0]); > > + if (mtk_crtc->ddp_comp_nr > 1) { > > + struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[1]; > > + > > + if (comp->funcs->bgclr_in_on) > > + mtk_crtc->layer_nr += mtk_ddp_comp_layer_nr(comp); > > + } > > mtk_crtc->planes = devm_kcalloc(dev, mtk_crtc->layer_nr, > > sizeof(struct drm_plane), > > GFP_KERNEL); > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.2 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7411AC3A59B for ; Mon, 2 Sep 2019 08:11:49 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 50A71215EA for ; Mon, 2 Sep 2019 08:11:49 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730096AbfIBILs (ORCPT ); Mon, 2 Sep 2019 04:11:48 -0400 Received: from mailgw02.mediatek.com ([1.203.163.81]:30705 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1729951AbfIBILs (ORCPT ); Mon, 2 Sep 2019 04:11:48 -0400 X-UUID: e1c8a8710539490baa26de53d105abfe-20190902 X-UUID: e1c8a8710539490baa26de53d105abfe-20190902 Received: from mtkcas36.mediatek.inc [(172.27.4.253)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 143190679; Mon, 02 Sep 2019 16:11:40 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by MTKMBS31DR.mediatek.inc (172.27.6.102) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 2 Sep 2019 16:11:34 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Mon, 2 Sep 2019 16:11:34 +0800 Message-ID: <1567411892.5812.4.camel@mtksdaap41> Subject: Re: [PATCH v5, 22/32] drm/mediatek: add ovl0/ovl_2l0 usecase From: CK Hu To: CC: Philipp Zabel , Rob Herring , Matthias Brugger , "David Airlie" , Daniel Vetter , Mark Rutland , , , , , Date: Mon, 2 Sep 2019 16:11:32 +0800 In-Reply-To: <1567144708.5942.14.camel@mtksdaap41> References: <1567090254-15566-1-git-send-email-yongqiang.niu@mediatek.com> <1567090254-15566-23-git-send-email-yongqiang.niu@mediatek.com> <1567144708.5942.14.camel@mtksdaap41> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-TM-SNTS-SMTP: 8DEBCB9E9240A11796BAA4C58301C88141C950438EF9BB1DF055A5834AA80B812000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Yongqiang: On Fri, 2019-08-30 at 13:58 +0800, CK Hu wrote: > Hi, Yongqiang: > > On Thu, 2019-08-29 at 22:50 +0800, yongqiang.niu@mediatek.com wrote: > > From: Yongqiang Niu > > > > This patch add ovl0/ovl_2l0 usecase > > in ovl->ovl_2l0 direct link usecase: > > 1. the crtc support layer number will 4+2 > > 2. ovl_2l0 background color input select ovl0 when crtc init > > and disable it when crtc finish > > 3. config ovl_2l0 layer, if crtc config layer number is > > bigger than ovl0 support layers(max is 4) > > > > Signed-off-by: Yongqiang Niu > > --- > > drivers/gpu/drm/mediatek/mtk_drm_crtc.c | 38 +++++++++++++++++++++++++++++++-- > > 1 file changed, 36 insertions(+), 2 deletions(-) > > > > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_crtc.c b/drivers/gpu/drm/mediatek/mtk_drm_crtc.c > > index c63ff2b..b55970a 100644 > > --- a/drivers/gpu/drm/mediatek/mtk_drm_crtc.c > > +++ b/drivers/gpu/drm/mediatek/mtk_drm_crtc.c > > @@ -270,6 +270,15 @@ static int mtk_crtc_ddp_hw_init(struct mtk_drm_crtc *mtk_crtc) > > > > for (i = 0; i < mtk_crtc->ddp_comp_nr; i++) { > > struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[i]; > > + enum mtk_ddp_comp_id prev; > > + > > + if (i > 0) > > + prev = mtk_crtc->ddp_comp[i - 1]->id; > > + else > > + prev = DDP_COMPONENT_ID_MAX; > > + > > + if (prev == DDP_COMPONENT_OVL0) > > + mtk_ddp_comp_bgclr_in_on(comp); > > Even though both OVL and OVL_2L implement this function, I think we > could still call this function for OVL and OVL_2L, and in > mtk_ovl_bgclr_in_on(), to judge it's OVL or OVL_2L. As internal discussion, you mention that OVL and OVL_2L both has bgclr_in function, so I think we should keep bgclr_in function for both OVL and OVL_2L. And in crtc, always enable bgclr_in for comp[1], so code here could be if (i == 1) mtk_ddp_comp_bgclr_in_on(comp); Regards, CK > > Regards, > CK > > > > > mtk_ddp_comp_config(comp, width, height, vrefresh, bpc); > > mtk_ddp_comp_start(comp); > > @@ -279,9 +288,18 @@ static int mtk_crtc_ddp_hw_init(struct mtk_drm_crtc *mtk_crtc) > > for (i = 0; i < mtk_crtc->layer_nr; i++) { > > struct drm_plane *plane = &mtk_crtc->planes[i]; > > struct mtk_plane_state *plane_state; > > + struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[0]; > > + unsigned int comp_layer_nr = mtk_ddp_comp_layer_nr(comp); > > + unsigned int local_layer; > > > > plane_state = to_mtk_plane_state(plane->state); > > - mtk_ddp_comp_layer_config(mtk_crtc->ddp_comp[0], i, > > + > > + if (i >= comp_layer_nr) { > > + comp = mtk_crtc->ddp_comp[1]; > > + local_layer = i - comp_layer_nr; > > + } else > > + local_layer = i; > > + mtk_ddp_comp_layer_config(comp, local_layer, > > plane_state); > > } > > > > @@ -307,6 +325,7 @@ static void mtk_crtc_ddp_hw_fini(struct mtk_drm_crtc *mtk_crtc) > > mtk_crtc->ddp_comp[i]->id); > > mtk_disp_mutex_disable(mtk_crtc->mutex); > > for (i = 0; i < mtk_crtc->ddp_comp_nr - 1; i++) { > > + mtk_ddp_comp_bgclr_in_off(mtk_crtc->ddp_comp[i]); > > mtk_ddp_remove_comp_from_path(mtk_crtc->config_regs, > > mtk_crtc->mmsys_reg_data, > > mtk_crtc->ddp_comp[i]->id, > > @@ -327,6 +346,8 @@ static void mtk_crtc_ddp_config(struct drm_crtc *crtc) > > struct mtk_crtc_state *state = to_mtk_crtc_state(mtk_crtc->base.state); > > struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[0]; > > unsigned int i; > > + unsigned int comp_layer_nr = mtk_ddp_comp_layer_nr(comp); > > + unsigned int local_layer; > > > > /* > > * TODO: instead of updating the registers here, we should prepare > > @@ -349,7 +370,14 @@ static void mtk_crtc_ddp_config(struct drm_crtc *crtc) > > plane_state = to_mtk_plane_state(plane->state); > > > > if (plane_state->pending.config) { > > - mtk_ddp_comp_layer_config(comp, i, plane_state); > > + if (i >= comp_layer_nr) { > > + comp = mtk_crtc->ddp_comp[1]; > > + local_layer = i - comp_layer_nr; > > + } else > > + local_layer = i; > > + > > + mtk_ddp_comp_layer_config(comp, local_layer, > > + plane_state); > > plane_state->pending.config = false; > > } > > } > > @@ -572,6 +600,12 @@ int mtk_drm_crtc_create(struct drm_device *drm_dev, > > } > > > > mtk_crtc->layer_nr = mtk_ddp_comp_layer_nr(mtk_crtc->ddp_comp[0]); > > + if (mtk_crtc->ddp_comp_nr > 1) { > > + struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[1]; > > + > > + if (comp->funcs->bgclr_in_on) > > + mtk_crtc->layer_nr += mtk_ddp_comp_layer_nr(comp); > > + } > > mtk_crtc->planes = devm_kcalloc(dev, mtk_crtc->layer_nr, > > sizeof(struct drm_plane), > > GFP_KERNEL); >