From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, UPPERCASE_50_75,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1864EC35641 for ; Fri, 21 Feb 2020 09:52:54 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id E109324673 for ; Fri, 21 Feb 2020 09:52:53 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="RvLOgYdo" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728171AbgBUJwu (ORCPT ); Fri, 21 Feb 2020 04:52:50 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:53207 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1728174AbgBUJwt (ORCPT ); Fri, 21 Feb 2020 04:52:49 -0500 X-UUID: 4025b37d345240f08d04834f0b14f911-20200221 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=FAW1idEzaGFJktSULXtQPHCjuFZmQl2FD2Aqft4WvF4=; b=RvLOgYdopTKQ73C0o1q6fq0J3W/1WSiZd2bgNA6uDC98ZZ1L+vpxFn4/Bt4w2/wegCp0Od2V6AZXpbIGcwQY+62yI9JYf6Z22+sLZwzpcCky7JI+ArE9hADNiX2lKSmwWhnSHHt1W5Pi05A3NOtNx1jcRMW7TcpC8hESF7+nc0M=; X-UUID: 4025b37d345240f08d04834f0b14f911-20200221 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 750830266; Fri, 21 Feb 2020 17:52:38 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 17:51:49 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 21 Feb 2020 17:53:00 +0800 From: Macpaul Lin To: Rob Herring , Mark Rutland , Matthias Brugger , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , mtk01761 , Fabien Parent , Weiyi Lu , Mars Cheng , Sean Wang , Macpaul Lin , Owen Chen , Chunfeng Yun , Evan Green , Yong Wu , Joerg Roedel , Shawn Guo , Marc Zyngier , Ryder Lee , , , , , CC: Mediatek WSD Upstream , CC Hwang , Loda Chou Subject: [PATCH 4/5] clk: mediatek: add mt6765 clock IDs Date: Fri, 21 Feb 2020 17:52:21 +0800 Message-ID: <1582278742-1626-5-git-send-email-macpaul.lin@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1582278742-1626-1-git-send-email-macpaul.lin@mediatek.com> References: <1582278742-1626-1-git-send-email-macpaul.lin@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 5D3F40E40AC627A4BC4E3F3D31C74B98C987347C2796ADF113CF41CEB675A8402000:8 X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org RnJvbTogTWFycyBDaGVuZyA8bWFycy5jaGVuZ0BtZWRpYXRlay5jb20+DQoNCkFkZCBNVDY3NjUg Y2xvY2sgZHQtYmluZGluZ3MsIGluY2x1ZGUgdG9wY2tnZW4sIGFwbWl4ZWRzeXMsDQppbmZyYWNm ZywgbWN1Y2ZnIGFuZCBzdWJzeXN0ZW0gY2xvY2tzLg0KDQpTaWduZWQtb2ZmLWJ5OiBNYXJzIENo ZW5nIDxtYXJzLmNoZW5nQG1lZGlhdGVrLmNvbT4NClNpZ25lZC1vZmYtYnk6IE93ZW4gQ2hlbiA8 b3dlbi5jaGVuQG1lZGlhdGVrLmNvbT4NClNpZ25lZC1vZmYtYnk6IE1hY3BhdWwgTGluIDxtYWNw YXVsLmxpbkBtZWRpYXRlay5jb20+DQpSZXZpZXdlZC1ieTogUm9iIEhlcnJpbmcgPHJvYmhAa2Vy bmVsLm9yZz4NCi0tLQ0KIGluY2x1ZGUvZHQtYmluZGluZ3MvY2xvY2svbXQ2NzY1LWNsay5oIHwg MzEzICsrKysrKysrKysrKysrKysrKysrKysrKysNCiAxIGZpbGUgY2hhbmdlZCwgMzEzIGluc2Vy dGlvbnMoKykNCiBjcmVhdGUgbW9kZSAxMDA2NDQgaW5jbHVkZS9kdC1iaW5kaW5ncy9jbG9jay9t dDY3NjUtY2xrLmgNCg0KZGlmZiAtLWdpdCBhL2luY2x1ZGUvZHQtYmluZGluZ3MvY2xvY2svbXQ2 NzY1LWNsay5oIGIvaW5jbHVkZS9kdC1iaW5kaW5ncy9jbG9jay9tdDY3NjUtY2xrLmgNCm5ldyBm aWxlIG1vZGUgMTAwNjQ0DQppbmRleCAwMDAwMDAwMDAwMDAuLmViOTdlNTY4NTE4ZQ0KLS0tIC9k ZXYvbnVsbA0KKysrIGIvaW5jbHVkZS9kdC1iaW5kaW5ncy9jbG9jay9tdDY3NjUtY2xrLmgNCkBA IC0wLDAgKzEsMzEzIEBADQorLyogU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0yLjAgKi8N CisNCisjaWZuZGVmIF9EVF9CSU5ESU5HU19DTEtfTVQ2NzY1X0gNCisjZGVmaW5lIF9EVF9CSU5E SU5HU19DTEtfTVQ2NzY1X0gNCisNCisvKiBGSVggQ2xrcyAqLw0KKyNkZWZpbmUgQ0xLX1RPUF9D TEsyNk0JCQkwDQorDQorLyogQVBNSVhFRFNZUyAqLw0KKyNkZWZpbmUgQ0xLX0FQTUlYRURfQVJN UExMX0wJCTANCisjZGVmaW5lIENMS19BUE1JWEVEX0FSTVBMTAkJMQ0KKyNkZWZpbmUgQ0xLX0FQ TUlYRURfQ0NJUExMCQkyDQorI2RlZmluZSBDTEtfQVBNSVhFRF9NQUlOUExMCQkzDQorI2RlZmlu ZSBDTEtfQVBNSVhFRF9NRkdQTEwJCTQNCisjZGVmaW5lIENMS19BUE1JWEVEX01NUExMCQk1DQor I2RlZmluZSBDTEtfQVBNSVhFRF9VTklWMlBMTAkJNg0KKyNkZWZpbmUgQ0xLX0FQTUlYRURfTVNE Q1BMTAkJNw0KKyNkZWZpbmUgQ0xLX0FQTUlYRURfQVBMTDEJCTgNCisjZGVmaW5lIENMS19BUE1J WEVEX01QTEwJCTkNCisjZGVmaW5lIENMS19BUE1JWEVEX1VMUE9TQzEJCTEwDQorI2RlZmluZSBD TEtfQVBNSVhFRF9VTFBPU0MyCQkxMQ0KKyNkZWZpbmUgQ0xLX0FQTUlYRURfU1NVU0IyNk0JCTEy DQorI2RlZmluZSBDTEtfQVBNSVhFRF9BUFBMTDI2TQkJMTMNCisjZGVmaW5lIENMS19BUE1JWEVE X01JUElDMF8yNk0JCTE0DQorI2RlZmluZSBDTEtfQVBNSVhFRF9NRFBMTEdQMjZNCQkxNQ0KKyNk ZWZpbmUgQ0xLX0FQTUlYRURfTU1TWVNfRjI2TQkJMTYNCisjZGVmaW5lIENMS19BUE1JWEVEX1VG UzI2TQkJMTcNCisjZGVmaW5lIENMS19BUE1JWEVEX01JUElDMV8yNk0JCTE4DQorI2RlZmluZSBD TEtfQVBNSVhFRF9NRU1QTEwyNk0JCTE5DQorI2RlZmluZSBDTEtfQVBNSVhFRF9DTEtTUV9MVlBM TF8yNk0JMjANCisjZGVmaW5lIENMS19BUE1JWEVEX01JUElEMF8yNk0JCTIxDQorI2RlZmluZSBD TEtfQVBNSVhFRF9OUl9DTEsJCTIyDQorDQorLyogVE9QQ0tHRU4gKi8NCisjZGVmaW5lIENMS19U T1BfU1lTUExMCQkJMA0KKyNkZWZpbmUgQ0xLX1RPUF9TWVNQTExfRDIJCTENCisjZGVmaW5lIENM S19UT1BfU1lTUExMMV9EMgkJMg0KKyNkZWZpbmUgQ0xLX1RPUF9TWVNQTEwxX0Q0CQkzDQorI2Rl ZmluZSBDTEtfVE9QX1NZU1BMTDFfRDgJCTQNCisjZGVmaW5lIENMS19UT1BfU1lTUExMMV9EMTYJ CTUNCisjZGVmaW5lIENMS19UT1BfU1lTUExMX0QzCQk2DQorI2RlZmluZSBDTEtfVE9QX1NZU1BM TDJfRDIJCTcNCisjZGVmaW5lIENMS19UT1BfU1lTUExMMl9ENAkJOA0KKyNkZWZpbmUgQ0xLX1RP UF9TWVNQTEwyX0Q4CQk5DQorI2RlZmluZSBDTEtfVE9QX1NZU1BMTF9ENQkJMTANCisjZGVmaW5l IENMS19UT1BfU1lTUExMM19EMgkJMTENCisjZGVmaW5lIENMS19UT1BfU1lTUExMM19ENAkJMTIN CisjZGVmaW5lIENMS19UT1BfU1lTUExMX0Q3CQkxMw0KKyNkZWZpbmUgQ0xLX1RPUF9TWVNQTEw0 X0QyCQkxNA0KKyNkZWZpbmUgQ0xLX1RPUF9TWVNQTEw0X0Q0CQkxNQ0KKyNkZWZpbmUgQ0xLX1RP UF9VU0IyMF8xOTJNCQkxNg0KKyNkZWZpbmUgQ0xLX1RPUF9VU0IyMF8xOTJNX0Q0CQkxNw0KKyNk ZWZpbmUgQ0xLX1RPUF9VU0IyMF8xOTJNX0Q4CQkxOA0KKyNkZWZpbmUgQ0xLX1RPUF9VU0IyMF8x OTJNX0QxNgkJMTkNCisjZGVmaW5lIENMS19UT1BfVVNCMjBfMTkyTV9EMzIJCTIwDQorI2RlZmlu ZSBDTEtfVE9QX1VOSVZQTEwJCQkyMQ0KKyNkZWZpbmUgQ0xLX1RPUF9VTklWUExMX0QyCQkyMg0K KyNkZWZpbmUgQ0xLX1RPUF9VTklWUExMMV9EMgkJMjMNCisjZGVmaW5lIENMS19UT1BfVU5JVlBM TDFfRDQJCTI0DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExfRDMJCTI1DQorI2RlZmluZSBDTEtf VE9QX1VOSVZQTEwyX0QyCQkyNg0KKyNkZWZpbmUgQ0xLX1RPUF9VTklWUExMMl9ENAkJMjcNCisj ZGVmaW5lIENMS19UT1BfVU5JVlBMTDJfRDgJCTI4DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTEwy X0QzMgkJMjkNCisjZGVmaW5lIENMS19UT1BfVU5JVlBMTF9ENQkJMzANCisjZGVmaW5lIENMS19U T1BfVU5JVlBMTDNfRDIJCTMxDQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTEwzX0Q0CQkzMg0KKyNk ZWZpbmUgQ0xLX1RPUF9NTVBMTAkJCTMzDQorI2RlZmluZSBDTEtfVE9QX01NUExMX0QyCQkzNA0K KyNkZWZpbmUgQ0xLX1RPUF9NUExMCQkJMzUNCisjZGVmaW5lIENMS19UT1BfREFfTVBMTF8xMDRN X0RJVgkzNg0KKyNkZWZpbmUgQ0xLX1RPUF9EQV9NUExMXzUyTV9ESVYJCTM3DQorI2RlZmluZSBD TEtfVE9QX01GR1BMTAkJCTM4DQorI2RlZmluZSBDTEtfVE9QX01TRENQTEwJCQkzOQ0KKyNkZWZp bmUgQ0xLX1RPUF9NU0RDUExMX0QyCQk0MA0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMMQkJCTQxDQor I2RlZmluZSBDTEtfVE9QX0FQTEwxX0QyCQk0Mg0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMMV9ENAkJ NDMNCisjZGVmaW5lIENMS19UT1BfQVBMTDFfRDgJCTQ0DQorI2RlZmluZSBDTEtfVE9QX1VMUE9T QzEJCQk0NQ0KKyNkZWZpbmUgQ0xLX1RPUF9VTFBPU0MxX0QyCQk0Ng0KKyNkZWZpbmUgQ0xLX1RP UF9VTFBPU0MxX0Q0CQk0Nw0KKyNkZWZpbmUgQ0xLX1RPUF9VTFBPU0MxX0Q4CQk0OA0KKyNkZWZp bmUgQ0xLX1RPUF9VTFBPU0MxX0QxNgkJNDkNCisjZGVmaW5lIENMS19UT1BfVUxQT1NDMV9EMzIJ CTUwDQorI2RlZmluZSBDTEtfVE9QX0RNUExMCQkJNTENCisjZGVmaW5lIENMS19UT1BfRl9GUlRD CQkJNTINCisjZGVmaW5lIENMS19UT1BfRl9GMjZNCQkJNTMNCisjZGVmaW5lIENMS19UT1BfQVhJ CQkJNTQNCisjZGVmaW5lIENMS19UT1BfTU0JCQk1NQ0KKyNkZWZpbmUgQ0xLX1RPUF9TQ1AJCQk1 Ng0KKyNkZWZpbmUgQ0xLX1RPUF9NRkcJCQk1Nw0KKyNkZWZpbmUgQ0xLX1RPUF9GX0ZVQVJUCQkJ NTgNCisjZGVmaW5lIENMS19UT1BfU1BJCQkJNTkNCisjZGVmaW5lIENMS19UT1BfTVNEQzUwXzAJ CTYwDQorI2RlZmluZSBDTEtfVE9QX01TREMzMF8xCQk2MQ0KKyNkZWZpbmUgQ0xLX1RPUF9BVURJ TwkJCTYyDQorI2RlZmluZSBDTEtfVE9QX0FVRF8xCQkJNjMNCisjZGVmaW5lIENMS19UT1BfQVVE X0VOR0VOMQkJNjQNCisjZGVmaW5lIENMS19UT1BfRl9GRElTUF9QV00JCTY1DQorI2RlZmluZSBD TEtfVE9QX1NTUE0JCQk2Ng0KKyNkZWZpbmUgQ0xLX1RPUF9EWENDCQkJNjcNCisjZGVmaW5lIENM S19UT1BfSTJDCQkJNjgNCisjZGVmaW5lIENMS19UT1BfRl9GUFdNCQkJNjkNCisjZGVmaW5lIENM S19UT1BfRl9GU0VOSU5GCQk3MA0KKyNkZWZpbmUgQ0xLX1RPUF9BRVNfRkRFCQkJNzENCisjZGVm aW5lIENMS19UT1BfRl9CSVNUMkZQQwkJNzINCisjZGVmaW5lIENMS19UT1BfQVJNUExMX0RJVklE RVJfUExMMAk3Mw0KKyNkZWZpbmUgQ0xLX1RPUF9BUk1QTExfRElWSURFUl9QTEwxCTc0DQorI2Rl ZmluZSBDTEtfVE9QX0FSTVBMTF9ESVZJREVSX1BMTDIJNzUNCisjZGVmaW5lIENMS19UT1BfREFf VVNCMjBfNDhNX0RJVgk3Ng0KKyNkZWZpbmUgQ0xLX1RPUF9EQV9VTklWXzQ4TV9ESVYJCTc3DQor I2RlZmluZSBDTEtfVE9QX0FQTEwxMl9ESVYwCQk3OA0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMMTJf RElWMQkJNzkNCisjZGVmaW5lIENMS19UT1BfQVBMTDEyX0RJVjIJCTgwDQorI2RlZmluZSBDTEtf VE9QX0FQTEwxMl9ESVYzCQk4MQ0KKyNkZWZpbmUgQ0xLX1RPUF9BUk1QTExfRElWSURFUl9QTEww X0VOCTgyDQorI2RlZmluZSBDTEtfVE9QX0FSTVBMTF9ESVZJREVSX1BMTDFfRU4JODMNCisjZGVm aW5lIENMS19UT1BfQVJNUExMX0RJVklERVJfUExMMl9FTgk4NA0KKyNkZWZpbmUgQ0xLX1RPUF9G TUVNX09DQ19EUkNfRU4JCTg1DQorI2RlZmluZSBDTEtfVE9QX1VTQjIwXzQ4TV9FTgkJODYNCisj ZGVmaW5lIENMS19UT1BfVU5JVlBMTF80OE1fRU4JCTg3DQorI2RlZmluZSBDTEtfVE9QX01QTExf MTA0TV9FTgkJODgNCisjZGVmaW5lIENMS19UT1BfTVBMTF81Mk1fRU4JCTg5DQorI2RlZmluZSBD TEtfVE9QX0ZfVUZTX01QX1NBUF9DRkdfRU4JOTANCisjZGVmaW5lIENMS19UT1BfRl9CSVNUMkZQ Q19FTgkJOTENCisjZGVmaW5lIENMS19UT1BfTURfMzJLCQkJOTINCisjZGVmaW5lIENMS19UT1Bf TURfMjZNCQkJOTMNCisjZGVmaW5lIENMS19UT1BfTUQyXzMySwkJCTk0DQorI2RlZmluZSBDTEtf VE9QX01EMl8yNk0JCQk5NQ0KKyNkZWZpbmUgQ0xLX1RPUF9BWElfU0VMCQkJOTYNCisjZGVmaW5l IENMS19UT1BfTUVNX1NFTAkJCTk3DQorI2RlZmluZSBDTEtfVE9QX01NX1NFTAkJCTk4DQorI2Rl ZmluZSBDTEtfVE9QX1NDUF9TRUwJCQk5OQ0KKyNkZWZpbmUgQ0xLX1RPUF9NRkdfU0VMCQkJMTAw DQorI2RlZmluZSBDTEtfVE9QX0FUQl9TRUwJCQkxMDENCisjZGVmaW5lIENMS19UT1BfQ0FNVEdf U0VMCQkxMDINCisjZGVmaW5lIENMS19UT1BfQ0FNVEcxX1NFTAkJMTAzDQorI2RlZmluZSBDTEtf VE9QX0NBTVRHMl9TRUwJCTEwNA0KKyNkZWZpbmUgQ0xLX1RPUF9DQU1URzNfU0VMCQkxMDUNCisj ZGVmaW5lIENMS19UT1BfVUFSVF9TRUwJCTEwNg0KKyNkZWZpbmUgQ0xLX1RPUF9TUElfU0VMCQkJ MTA3DQorI2RlZmluZSBDTEtfVE9QX01TREM1MF8wX0hDTEtfU0VMCTEwOA0KKyNkZWZpbmUgQ0xL X1RPUF9NU0RDNTBfMF9TRUwJCTEwOQ0KKyNkZWZpbmUgQ0xLX1RPUF9NU0RDMzBfMV9TRUwJCTEx MA0KKyNkZWZpbmUgQ0xLX1RPUF9BVURJT19TRUwJCTExMQ0KKyNkZWZpbmUgQ0xLX1RPUF9BVURf SU5UQlVTX1NFTAkJMTEyDQorI2RlZmluZSBDTEtfVE9QX0FVRF8xX1NFTAkJMTEzDQorI2RlZmlu ZSBDTEtfVE9QX0FVRF9FTkdFTjFfU0VMCQkxMTQNCisjZGVmaW5lIENMS19UT1BfRElTUF9QV01f U0VMCQkxMTUNCisjZGVmaW5lIENMS19UT1BfU1NQTV9TRUwJCTExNg0KKyNkZWZpbmUgQ0xLX1RP UF9EWENDX1NFTAkJMTE3DQorI2RlZmluZSBDTEtfVE9QX1VTQl9UT1BfU0VMCQkxMTgNCisjZGVm aW5lIENMS19UT1BfU1BNX1NFTAkJCTExOQ0KKyNkZWZpbmUgQ0xLX1RPUF9JMkNfU0VMCQkJMTIw DQorI2RlZmluZSBDTEtfVE9QX1BXTV9TRUwJCQkxMjENCisjZGVmaW5lIENMS19UT1BfU0VOSU5G X1NFTAkJMTIyDQorI2RlZmluZSBDTEtfVE9QX0FFU19GREVfU0VMCQkxMjMNCisjZGVmaW5lIENM S19UT1BfUFdSQVBfVUxQT1NDX1NFTAkxMjQNCisjZGVmaW5lIENMS19UT1BfQ0FNVE1fU0VMCQkx MjUNCisjZGVmaW5lIENMS19UT1BfTlJfQ0xLCQkJMTI2DQorDQorLyogSU5GUkFDRkcgKi8NCisj ZGVmaW5lIENMS19JRlJfSUNVU0IJCQkwDQorI2RlZmluZSBDTEtfSUZSX0dDRQkJCTENCisjZGVm aW5lIENMS19JRlJfVEhFUk0JCQkyDQorI2RlZmluZSBDTEtfSUZSX0kyQ19BUAkJCTMNCisjZGVm aW5lIENMS19JRlJfSTJDX0NDVQkJCTQNCisjZGVmaW5lIENMS19JRlJfSTJDX1NTUE0JCTUNCisj ZGVmaW5lIENMS19JRlJfSTJDX1JTVgkJCTYNCisjZGVmaW5lIENMS19JRlJfUFdNX0hDTEsJCTcN CisjZGVmaW5lIENMS19JRlJfUFdNMQkJCTgNCisjZGVmaW5lIENMS19JRlJfUFdNMgkJCTkNCisj ZGVmaW5lIENMS19JRlJfUFdNMwkJCTEwDQorI2RlZmluZSBDTEtfSUZSX1BXTTQJCQkxMQ0KKyNk ZWZpbmUgQ0xLX0lGUl9QV001CQkJMTINCisjZGVmaW5lIENMS19JRlJfUFdNCQkJMTMNCisjZGVm aW5lIENMS19JRlJfVUFSVDAJCQkxNA0KKyNkZWZpbmUgQ0xLX0lGUl9VQVJUMQkJCTE1DQorI2Rl ZmluZSBDTEtfSUZSX0dDRV8yNk0JCQkxNg0KKyNkZWZpbmUgQ0xLX0lGUl9DUV9ETUFfRlBDCQkx Nw0KKyNkZWZpbmUgQ0xLX0lGUl9CVElGCQkJMTgNCisjZGVmaW5lIENMS19JRlJfU1BJMAkJCTE5 DQorI2RlZmluZSBDTEtfSUZSX01TREMwCQkJMjANCisjZGVmaW5lIENMS19JRlJfTVNEQzEJCQky MQ0KKyNkZWZpbmUgQ0xLX0lGUl9UUk5HCQkJMjINCisjZGVmaW5lIENMS19JRlJfQVVYQURDCQkJ MjMNCisjZGVmaW5lIENMS19JRlJfQ0NJRjFfQVAJCTI0DQorI2RlZmluZSBDTEtfSUZSX0NDSUYx X01ECQkyNQ0KKyNkZWZpbmUgQ0xLX0lGUl9BVVhBRENfTUQJCTI2DQorI2RlZmluZSBDTEtfSUZS X0FQX0RNQQkJCTI3DQorI2RlZmluZSBDTEtfSUZSX0RFVklDRV9BUEMJCTI4DQorI2RlZmluZSBD TEtfSUZSX0NDSUZfQVAJCQkyOQ0KKyNkZWZpbmUgQ0xLX0lGUl9BVURJTwkJCTMwDQorI2RlZmlu ZSBDTEtfSUZSX0NDSUZfTUQJCQkzMQ0KKyNkZWZpbmUgQ0xLX0lGUl9SR19QV01fRkJDTEs2CQkz Mg0KKyNkZWZpbmUgQ0xLX0lGUl9ESVNQX1BXTQkJMzMNCisjZGVmaW5lIENMS19JRlJfQ0xETUFf QkNMSwkJMzQNCisjZGVmaW5lIENMS19JRlJfQVVESU9fMjZNX0JDTEsJCTM1DQorI2RlZmluZSBD TEtfSUZSX1NQSTEJCQkzNg0KKyNkZWZpbmUgQ0xLX0lGUl9JMkM0CQkJMzcNCisjZGVmaW5lIENM S19JRlJfU1BJMgkJCTM4DQorI2RlZmluZSBDTEtfSUZSX1NQSTMJCQkzOQ0KKyNkZWZpbmUgQ0xL X0lGUl9JMkM1CQkJNDANCisjZGVmaW5lIENMS19JRlJfSTJDNV9BUkJJVEVSCQk0MQ0KKyNkZWZp bmUgQ0xLX0lGUl9JMkM1X0lNTQkJNDINCisjZGVmaW5lIENMS19JRlJfSTJDMV9BUkJJVEVSCQk0 Mw0KKyNkZWZpbmUgQ0xLX0lGUl9JMkMxX0lNTQkJNDQNCisjZGVmaW5lIENMS19JRlJfSTJDMl9B UkJJVEVSCQk0NQ0KKyNkZWZpbmUgQ0xLX0lGUl9JMkMyX0lNTQkJNDYNCisjZGVmaW5lIENMS19J RlJfU1BJNAkJCTQ3DQorI2RlZmluZSBDTEtfSUZSX1NQSTUJCQk0OA0KKyNkZWZpbmUgQ0xLX0lG Ul9DUV9ETUEJCQk0OQ0KKyNkZWZpbmUgQ0xLX0lGUl9GQUVTX0ZERQkJNTANCisjZGVmaW5lIENM S19JRlJfTVNEQzBfU0VMRgkJNTENCisjZGVmaW5lIENMS19JRlJfTVNEQzFfU0VMRgkJNTINCisj ZGVmaW5lIENMS19JRlJfSTJDNgkJCTUzDQorI2RlZmluZSBDTEtfSUZSX0FQX01TREMwCQk1NA0K KyNkZWZpbmUgQ0xLX0lGUl9NRF9NU0RDMAkJNTUNCisjZGVmaW5lIENMS19JRlJfTVNEQzBfU1JD CQk1Ng0KKyNkZWZpbmUgQ0xLX0lGUl9NU0RDMV9TUkMJCTU3DQorI2RlZmluZSBDTEtfSUZSX0FF U19UT1AwX0JDTEsJCTU4DQorI2RlZmluZSBDTEtfSUZSX01DVV9QTV9CQ0xLCQk1OQ0KKyNkZWZp bmUgQ0xLX0lGUl9DQ0lGMl9BUAkJNjANCisjZGVmaW5lIENMS19JRlJfQ0NJRjJfTUQJCTYxDQor I2RlZmluZSBDTEtfSUZSX0NDSUYzX0FQCQk2Mg0KKyNkZWZpbmUgQ0xLX0lGUl9DQ0lGM19NRAkJ NjMNCisjZGVmaW5lIENMS19JRlJfTlJfQ0xLCQkJNjQNCisNCisvKiBBVURJTyAqLw0KKyNkZWZp bmUgQ0xLX0FVRElPX0FGRQkJCTANCisjZGVmaW5lIENMS19BVURJT18yMk0JCQkxDQorI2RlZmlu ZSBDTEtfQVVESU9fQVBMTF9UVU5FUgkJMg0KKyNkZWZpbmUgQ0xLX0FVRElPX0FEQwkJCTMNCisj ZGVmaW5lIENMS19BVURJT19EQUMJCQk0DQorI2RlZmluZSBDTEtfQVVESU9fREFDX1BSRURJUwkJ NQ0KKyNkZWZpbmUgQ0xLX0FVRElPX1RNTAkJCTYNCisjZGVmaW5lIENMS19BVURJT19JMlMxX0JD TEsJCTcNCisjZGVmaW5lIENMS19BVURJT19JMlMyX0JDTEsJCTgNCisjZGVmaW5lIENMS19BVURJ T19JMlMzX0JDTEsJCTkNCisjZGVmaW5lIENMS19BVURJT19JMlM0X0JDTEsJCTEwDQorI2RlZmlu ZSBDTEtfQVVESU9fTlJfQ0xLCQkxMQ0KKw0KKy8qIE1JUElfUlhfQU5BX0NTSTBBICovDQorDQor I2RlZmluZSBDTEtfTUlQSTBBX0NTUl9DU0lfRU5fMEEJMA0KKyNkZWZpbmUgQ0xLX01JUEkwQV9O Ul9DTEsJCTENCisNCisvKiBNTVNZU19DT05GSUcgKi8NCisNCisjZGVmaW5lIENMS19NTV9NRFBf UkRNQTAJCTANCisjZGVmaW5lIENMS19NTV9NRFBfQ0NPUlIwCQkxDQorI2RlZmluZSBDTEtfTU1f TURQX1JTWjAJCQkyDQorI2RlZmluZSBDTEtfTU1fTURQX1JTWjEJCQkzDQorI2RlZmluZSBDTEtf TU1fTURQX1REU0hQMAkJNA0KKyNkZWZpbmUgQ0xLX01NX01EUF9XUk9UMAkJNQ0KKyNkZWZpbmUg Q0xLX01NX01EUF9XRE1BMAkJNg0KKyNkZWZpbmUgQ0xLX01NX0RJU1BfT1ZMMAkJNw0KKyNkZWZp bmUgQ0xLX01NX0RJU1BfT1ZMMF8yTAkJOA0KKyNkZWZpbmUgQ0xLX01NX0RJU1BfUlNaMAkJOQ0K KyNkZWZpbmUgQ0xLX01NX0RJU1BfUkRNQTAJCTEwDQorI2RlZmluZSBDTEtfTU1fRElTUF9XRE1B MAkJMTENCisjZGVmaW5lIENMS19NTV9ESVNQX0NPTE9SMAkJMTINCisjZGVmaW5lIENMS19NTV9E SVNQX0NDT1JSMAkJMTMNCisjZGVmaW5lIENMS19NTV9ESVNQX0FBTDAJCTE0DQorI2RlZmluZSBD TEtfTU1fRElTUF9HQU1NQTAJCTE1DQorI2RlZmluZSBDTEtfTU1fRElTUF9ESVRIRVIwCQkxNg0K KyNkZWZpbmUgQ0xLX01NX0RTSTAJCQkxNw0KKyNkZWZpbmUgQ0xLX01NX0ZBS0VfRU5HCQkJMTgN CisjZGVmaW5lIENMS19NTV9TTUlfQ09NTU9OCQkxOQ0KKyNkZWZpbmUgQ0xLX01NX1NNSV9MQVJC MAkJMjANCisjZGVmaW5lIENMS19NTV9TTUlfQ09NTTAJCTIxDQorI2RlZmluZSBDTEtfTU1fU01J X0NPTU0xCQkyMg0KKyNkZWZpbmUgQ0xLX01NX0NBTV9NRFAJCQkyMw0KKyNkZWZpbmUgQ0xLX01N X1NNSV9JTUcJCQkyNA0KKyNkZWZpbmUgQ0xLX01NX1NNSV9DQU0JCQkyNQ0KKyNkZWZpbmUgQ0xL X01NX0lNR19ETF9SRUxBWQkJMjYNCisjZGVmaW5lIENMS19NTV9JTUdfRExfQVNZTkNfVE9QCQky Nw0KKyNkZWZpbmUgQ0xLX01NX0RJR19EU0kJCQkyOA0KKyNkZWZpbmUgQ0xLX01NX0YyNk1fSFJU V1QJCTI5DQorI2RlZmluZSBDTEtfTU1fTlJfQ0xLCQkJMzANCisNCisvKiBJTUdTWVMgKi8NCisN CisjZGVmaW5lIENMS19JTUdfTEFSQjIJCQkwDQorI2RlZmluZSBDTEtfSU1HX0RJUAkJCTENCisj ZGVmaW5lIENMS19JTUdfRkRWVAkJCTINCisjZGVmaW5lIENMS19JTUdfRFBFCQkJMw0KKyNkZWZp bmUgQ0xLX0lNR19SU0MJCQk0DQorI2RlZmluZSBDTEtfSU1HX05SX0NMSwkJCTUNCisNCisvKiBW RU5DU1lTICovDQorDQorI2RlZmluZSBDTEtfVkVOQ19TRVQwX0xBUkIJCTANCisjZGVmaW5lIENM S19WRU5DX1NFVDFfVkVOQwkJMQ0KKyNkZWZpbmUgQ0xLX1ZFTkNfU0VUMl9KUEdFTkMJCTINCisj ZGVmaW5lIENMS19WRU5DX1NFVDNfVkRFQwkJMw0KKyNkZWZpbmUgQ0xLX1ZFTkNfTlJfQ0xLCQkJ NA0KKw0KKy8qIENBTVNZUyAqLw0KKw0KKyNkZWZpbmUgQ0xLX0NBTV9MQVJCMwkJCTANCisjZGVm aW5lIENMS19DQU1fREZQX1ZBRAkJCTENCisjZGVmaW5lIENMS19DQU0JCQkJMg0KKyNkZWZpbmUg Q0xLX0NBTVRHCQkJMw0KKyNkZWZpbmUgQ0xLX0NBTV9TRU5JTkYJCQk0DQorI2RlZmluZSBDTEtf Q0FNU1YwCQkJNQ0KKyNkZWZpbmUgQ0xLX0NBTVNWMQkJCTYNCisjZGVmaW5lIENMS19DQU1TVjIJ CQk3DQorI2RlZmluZSBDTEtfQ0FNX0NDVQkJCTgNCisjZGVmaW5lIENMS19DQU1fTlJfQ0xLCQkJ OQ0KKw0KKyNlbmRpZiAvKiBfRFRfQklORElOR1NfQ0xLX01UNjc2NV9IICovDQotLSANCjIuMTgu MA0K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 18B8CC35641 for ; Fri, 21 Feb 2020 09:53:07 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id DC52A222C4 for ; Fri, 21 Feb 2020 09:53:06 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="YA+41YeS"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="Dh7kKvhI" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org DC52A222C4 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=4w3YgYDR2cZ+tYubW7eK9l7iazMrr7Fctc0LXJmEOME=; b=YA+41YeScIL70G 9UiIWJaXKVfpobwXEk7EoGjoNGB7rGdveiSzY7cEcSpu3XIWcuBdukx6Qd4VLJ6yAis0fqrdSP0/O XfrHmgpds6OWeIYfPnD1jhpO+Ex5pWBl2rlDKSobv7j+hhf7PeE5xQ/xLiKFz81fQIHc6r4IRJgbs S4b34l3rOAlzdLiZ/o2eZmpEpzlndW4i+UKgmvsIr8wE4Oe3REQn/iWN/bbh9LjBRr72/QSgn0psR BoQdQkg5hLYGVrgQ1QyyPmEP8uYT316mIcKOMjmjFmPWv8PsHgkGT1PDu7PsewUBG3pMrC7WHyHzK o2VeMIY9G/oKDNbA4qxA==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1j54zR-0002F9-8T; Fri, 21 Feb 2020 09:52:57 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1j54zD-00022Z-HR; Fri, 21 Feb 2020 09:52:45 +0000 X-UUID: de708cd3535d49419519a9d50963f854-20200221 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=FAW1idEzaGFJktSULXtQPHCjuFZmQl2FD2Aqft4WvF4=; b=Dh7kKvhI43D+vV7kX7Bufo9IhWZkFJCUwvgc18qaSCrTTL01kNWkOZJsHHImMkzghZTjPyypmroGapKiN21Txjni9loPTbQN71xMaw0OLSNF89ns61QYkBye7Mlk5JKhAZ11mT7RXhsb7zX9awXCuexcICAQZY/1IHdpV7C5dt0=; X-UUID: de708cd3535d49419519a9d50963f854-20200221 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 477523983; Fri, 21 Feb 2020 01:52:40 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 01:53:07 -0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 17:51:49 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 21 Feb 2020 17:53:00 +0800 From: Macpaul Lin To: Rob Herring , Mark Rutland , Matthias Brugger , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , mtk01761 , Fabien Parent , Weiyi Lu , Mars Cheng , Sean Wang , Macpaul Lin , Owen Chen , Chunfeng Yun , "Evan Green" , Yong Wu , Joerg Roedel , Shawn Guo , Marc Zyngier , Ryder Lee , , , , , Subject: [PATCH 4/5] clk: mediatek: add mt6765 clock IDs Date: Fri, 21 Feb 2020 17:52:21 +0800 Message-ID: <1582278742-1626-5-git-send-email-macpaul.lin@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1582278742-1626-1-git-send-email-macpaul.lin@mediatek.com> References: <1582278742-1626-1-git-send-email-macpaul.lin@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 5D3F40E40AC627A4BC4E3F3D31C74B98C987347C2796ADF113CF41CEB675A8402000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200221_015243_584321_A8C7F943 X-CRM114-Status: UNSURE ( 9.62 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: CC Hwang , Loda Chou , Mediatek WSD Upstream Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org From: Mars Cheng Add MT6765 clock dt-bindings, include topckgen, apmixedsys, infracfg, mcucfg and subsystem clocks. Signed-off-by: Mars Cheng Signed-off-by: Owen Chen Signed-off-by: Macpaul Lin Reviewed-by: Rob Herring --- include/dt-bindings/clock/mt6765-clk.h | 313 +++++++++++++++++++++++++ 1 file changed, 313 insertions(+) create mode 100644 include/dt-bindings/clock/mt6765-clk.h diff --git a/include/dt-bindings/clock/mt6765-clk.h b/include/dt-bindings/clock/mt6765-clk.h new file mode 100644 index 000000000000..eb97e568518e --- /dev/null +++ b/include/dt-bindings/clock/mt6765-clk.h @@ -0,0 +1,313 @@ +/* SPDX-License-Identifier: GPL-2.0 */ + +#ifndef _DT_BINDINGS_CLK_MT6765_H +#define _DT_BINDINGS_CLK_MT6765_H + +/* FIX Clks */ +#define CLK_TOP_CLK26M 0 + +/* APMIXEDSYS */ +#define CLK_APMIXED_ARMPLL_L 0 +#define CLK_APMIXED_ARMPLL 1 +#define CLK_APMIXED_CCIPLL 2 +#define CLK_APMIXED_MAINPLL 3 +#define CLK_APMIXED_MFGPLL 4 +#define CLK_APMIXED_MMPLL 5 +#define CLK_APMIXED_UNIV2PLL 6 +#define CLK_APMIXED_MSDCPLL 7 +#define CLK_APMIXED_APLL1 8 +#define CLK_APMIXED_MPLL 9 +#define CLK_APMIXED_ULPOSC1 10 +#define CLK_APMIXED_ULPOSC2 11 +#define CLK_APMIXED_SSUSB26M 12 +#define CLK_APMIXED_APPLL26M 13 +#define CLK_APMIXED_MIPIC0_26M 14 +#define CLK_APMIXED_MDPLLGP26M 15 +#define CLK_APMIXED_MMSYS_F26M 16 +#define CLK_APMIXED_UFS26M 17 +#define CLK_APMIXED_MIPIC1_26M 18 +#define CLK_APMIXED_MEMPLL26M 19 +#define CLK_APMIXED_CLKSQ_LVPLL_26M 20 +#define CLK_APMIXED_MIPID0_26M 21 +#define CLK_APMIXED_NR_CLK 22 + +/* TOPCKGEN */ +#define CLK_TOP_SYSPLL 0 +#define CLK_TOP_SYSPLL_D2 1 +#define CLK_TOP_SYSPLL1_D2 2 +#define CLK_TOP_SYSPLL1_D4 3 +#define CLK_TOP_SYSPLL1_D8 4 +#define CLK_TOP_SYSPLL1_D16 5 +#define CLK_TOP_SYSPLL_D3 6 +#define CLK_TOP_SYSPLL2_D2 7 +#define CLK_TOP_SYSPLL2_D4 8 +#define CLK_TOP_SYSPLL2_D8 9 +#define CLK_TOP_SYSPLL_D5 10 +#define CLK_TOP_SYSPLL3_D2 11 +#define CLK_TOP_SYSPLL3_D4 12 +#define CLK_TOP_SYSPLL_D7 13 +#define CLK_TOP_SYSPLL4_D2 14 +#define CLK_TOP_SYSPLL4_D4 15 +#define CLK_TOP_USB20_192M 16 +#define CLK_TOP_USB20_192M_D4 17 +#define CLK_TOP_USB20_192M_D8 18 +#define CLK_TOP_USB20_192M_D16 19 +#define CLK_TOP_USB20_192M_D32 20 +#define CLK_TOP_UNIVPLL 21 +#define CLK_TOP_UNIVPLL_D2 22 +#define CLK_TOP_UNIVPLL1_D2 23 +#define CLK_TOP_UNIVPLL1_D4 24 +#define CLK_TOP_UNIVPLL_D3 25 +#define CLK_TOP_UNIVPLL2_D2 26 +#define CLK_TOP_UNIVPLL2_D4 27 +#define CLK_TOP_UNIVPLL2_D8 28 +#define CLK_TOP_UNIVPLL2_D32 29 +#define CLK_TOP_UNIVPLL_D5 30 +#define CLK_TOP_UNIVPLL3_D2 31 +#define CLK_TOP_UNIVPLL3_D4 32 +#define CLK_TOP_MMPLL 33 +#define CLK_TOP_MMPLL_D2 34 +#define CLK_TOP_MPLL 35 +#define CLK_TOP_DA_MPLL_104M_DIV 36 +#define CLK_TOP_DA_MPLL_52M_DIV 37 +#define CLK_TOP_MFGPLL 38 +#define CLK_TOP_MSDCPLL 39 +#define CLK_TOP_MSDCPLL_D2 40 +#define CLK_TOP_APLL1 41 +#define CLK_TOP_APLL1_D2 42 +#define CLK_TOP_APLL1_D4 43 +#define CLK_TOP_APLL1_D8 44 +#define CLK_TOP_ULPOSC1 45 +#define CLK_TOP_ULPOSC1_D2 46 +#define CLK_TOP_ULPOSC1_D4 47 +#define CLK_TOP_ULPOSC1_D8 48 +#define CLK_TOP_ULPOSC1_D16 49 +#define CLK_TOP_ULPOSC1_D32 50 +#define CLK_TOP_DMPLL 51 +#define CLK_TOP_F_FRTC 52 +#define CLK_TOP_F_F26M 53 +#define CLK_TOP_AXI 54 +#define CLK_TOP_MM 55 +#define CLK_TOP_SCP 56 +#define CLK_TOP_MFG 57 +#define CLK_TOP_F_FUART 58 +#define CLK_TOP_SPI 59 +#define CLK_TOP_MSDC50_0 60 +#define CLK_TOP_MSDC30_1 61 +#define CLK_TOP_AUDIO 62 +#define CLK_TOP_AUD_1 63 +#define CLK_TOP_AUD_ENGEN1 64 +#define CLK_TOP_F_FDISP_PWM 65 +#define CLK_TOP_SSPM 66 +#define CLK_TOP_DXCC 67 +#define CLK_TOP_I2C 68 +#define CLK_TOP_F_FPWM 69 +#define CLK_TOP_F_FSENINF 70 +#define CLK_TOP_AES_FDE 71 +#define CLK_TOP_F_BIST2FPC 72 +#define CLK_TOP_ARMPLL_DIVIDER_PLL0 73 +#define CLK_TOP_ARMPLL_DIVIDER_PLL1 74 +#define CLK_TOP_ARMPLL_DIVIDER_PLL2 75 +#define CLK_TOP_DA_USB20_48M_DIV 76 +#define CLK_TOP_DA_UNIV_48M_DIV 77 +#define CLK_TOP_APLL12_DIV0 78 +#define CLK_TOP_APLL12_DIV1 79 +#define CLK_TOP_APLL12_DIV2 80 +#define CLK_TOP_APLL12_DIV3 81 +#define CLK_TOP_ARMPLL_DIVIDER_PLL0_EN 82 +#define CLK_TOP_ARMPLL_DIVIDER_PLL1_EN 83 +#define CLK_TOP_ARMPLL_DIVIDER_PLL2_EN 84 +#define CLK_TOP_FMEM_OCC_DRC_EN 85 +#define CLK_TOP_USB20_48M_EN 86 +#define CLK_TOP_UNIVPLL_48M_EN 87 +#define CLK_TOP_MPLL_104M_EN 88 +#define CLK_TOP_MPLL_52M_EN 89 +#define CLK_TOP_F_UFS_MP_SAP_CFG_EN 90 +#define CLK_TOP_F_BIST2FPC_EN 91 +#define CLK_TOP_MD_32K 92 +#define CLK_TOP_MD_26M 93 +#define CLK_TOP_MD2_32K 94 +#define CLK_TOP_MD2_26M 95 +#define CLK_TOP_AXI_SEL 96 +#define CLK_TOP_MEM_SEL 97 +#define CLK_TOP_MM_SEL 98 +#define CLK_TOP_SCP_SEL 99 +#define CLK_TOP_MFG_SEL 100 +#define CLK_TOP_ATB_SEL 101 +#define CLK_TOP_CAMTG_SEL 102 +#define CLK_TOP_CAMTG1_SEL 103 +#define CLK_TOP_CAMTG2_SEL 104 +#define CLK_TOP_CAMTG3_SEL 105 +#define CLK_TOP_UART_SEL 106 +#define CLK_TOP_SPI_SEL 107 +#define CLK_TOP_MSDC50_0_HCLK_SEL 108 +#define CLK_TOP_MSDC50_0_SEL 109 +#define CLK_TOP_MSDC30_1_SEL 110 +#define CLK_TOP_AUDIO_SEL 111 +#define CLK_TOP_AUD_INTBUS_SEL 112 +#define CLK_TOP_AUD_1_SEL 113 +#define CLK_TOP_AUD_ENGEN1_SEL 114 +#define CLK_TOP_DISP_PWM_SEL 115 +#define CLK_TOP_SSPM_SEL 116 +#define CLK_TOP_DXCC_SEL 117 +#define CLK_TOP_USB_TOP_SEL 118 +#define CLK_TOP_SPM_SEL 119 +#define CLK_TOP_I2C_SEL 120 +#define CLK_TOP_PWM_SEL 121 +#define CLK_TOP_SENINF_SEL 122 +#define CLK_TOP_AES_FDE_SEL 123 +#define CLK_TOP_PWRAP_ULPOSC_SEL 124 +#define CLK_TOP_CAMTM_SEL 125 +#define CLK_TOP_NR_CLK 126 + +/* INFRACFG */ +#define CLK_IFR_ICUSB 0 +#define CLK_IFR_GCE 1 +#define CLK_IFR_THERM 2 +#define CLK_IFR_I2C_AP 3 +#define CLK_IFR_I2C_CCU 4 +#define CLK_IFR_I2C_SSPM 5 +#define CLK_IFR_I2C_RSV 6 +#define CLK_IFR_PWM_HCLK 7 +#define CLK_IFR_PWM1 8 +#define CLK_IFR_PWM2 9 +#define CLK_IFR_PWM3 10 +#define CLK_IFR_PWM4 11 +#define CLK_IFR_PWM5 12 +#define CLK_IFR_PWM 13 +#define CLK_IFR_UART0 14 +#define CLK_IFR_UART1 15 +#define CLK_IFR_GCE_26M 16 +#define CLK_IFR_CQ_DMA_FPC 17 +#define CLK_IFR_BTIF 18 +#define CLK_IFR_SPI0 19 +#define CLK_IFR_MSDC0 20 +#define CLK_IFR_MSDC1 21 +#define CLK_IFR_TRNG 22 +#define CLK_IFR_AUXADC 23 +#define CLK_IFR_CCIF1_AP 24 +#define CLK_IFR_CCIF1_MD 25 +#define CLK_IFR_AUXADC_MD 26 +#define CLK_IFR_AP_DMA 27 +#define CLK_IFR_DEVICE_APC 28 +#define CLK_IFR_CCIF_AP 29 +#define CLK_IFR_AUDIO 30 +#define CLK_IFR_CCIF_MD 31 +#define CLK_IFR_RG_PWM_FBCLK6 32 +#define CLK_IFR_DISP_PWM 33 +#define CLK_IFR_CLDMA_BCLK 34 +#define CLK_IFR_AUDIO_26M_BCLK 35 +#define CLK_IFR_SPI1 36 +#define CLK_IFR_I2C4 37 +#define CLK_IFR_SPI2 38 +#define CLK_IFR_SPI3 39 +#define CLK_IFR_I2C5 40 +#define CLK_IFR_I2C5_ARBITER 41 +#define CLK_IFR_I2C5_IMM 42 +#define CLK_IFR_I2C1_ARBITER 43 +#define CLK_IFR_I2C1_IMM 44 +#define CLK_IFR_I2C2_ARBITER 45 +#define CLK_IFR_I2C2_IMM 46 +#define CLK_IFR_SPI4 47 +#define CLK_IFR_SPI5 48 +#define CLK_IFR_CQ_DMA 49 +#define CLK_IFR_FAES_FDE 50 +#define CLK_IFR_MSDC0_SELF 51 +#define CLK_IFR_MSDC1_SELF 52 +#define CLK_IFR_I2C6 53 +#define CLK_IFR_AP_MSDC0 54 +#define CLK_IFR_MD_MSDC0 55 +#define CLK_IFR_MSDC0_SRC 56 +#define CLK_IFR_MSDC1_SRC 57 +#define CLK_IFR_AES_TOP0_BCLK 58 +#define CLK_IFR_MCU_PM_BCLK 59 +#define CLK_IFR_CCIF2_AP 60 +#define CLK_IFR_CCIF2_MD 61 +#define CLK_IFR_CCIF3_AP 62 +#define CLK_IFR_CCIF3_MD 63 +#define CLK_IFR_NR_CLK 64 + +/* AUDIO */ +#define CLK_AUDIO_AFE 0 +#define CLK_AUDIO_22M 1 +#define CLK_AUDIO_APLL_TUNER 2 +#define CLK_AUDIO_ADC 3 +#define CLK_AUDIO_DAC 4 +#define CLK_AUDIO_DAC_PREDIS 5 +#define CLK_AUDIO_TML 6 +#define CLK_AUDIO_I2S1_BCLK 7 +#define CLK_AUDIO_I2S2_BCLK 8 +#define CLK_AUDIO_I2S3_BCLK 9 +#define CLK_AUDIO_I2S4_BCLK 10 +#define CLK_AUDIO_NR_CLK 11 + +/* MIPI_RX_ANA_CSI0A */ + +#define CLK_MIPI0A_CSR_CSI_EN_0A 0 +#define CLK_MIPI0A_NR_CLK 1 + +/* MMSYS_CONFIG */ + +#define CLK_MM_MDP_RDMA0 0 +#define CLK_MM_MDP_CCORR0 1 +#define CLK_MM_MDP_RSZ0 2 +#define CLK_MM_MDP_RSZ1 3 +#define CLK_MM_MDP_TDSHP0 4 +#define CLK_MM_MDP_WROT0 5 +#define CLK_MM_MDP_WDMA0 6 +#define CLK_MM_DISP_OVL0 7 +#define CLK_MM_DISP_OVL0_2L 8 +#define CLK_MM_DISP_RSZ0 9 +#define CLK_MM_DISP_RDMA0 10 +#define CLK_MM_DISP_WDMA0 11 +#define CLK_MM_DISP_COLOR0 12 +#define CLK_MM_DISP_CCORR0 13 +#define CLK_MM_DISP_AAL0 14 +#define CLK_MM_DISP_GAMMA0 15 +#define CLK_MM_DISP_DITHER0 16 +#define CLK_MM_DSI0 17 +#define CLK_MM_FAKE_ENG 18 +#define CLK_MM_SMI_COMMON 19 +#define CLK_MM_SMI_LARB0 20 +#define CLK_MM_SMI_COMM0 21 +#define CLK_MM_SMI_COMM1 22 +#define CLK_MM_CAM_MDP 23 +#define CLK_MM_SMI_IMG 24 +#define CLK_MM_SMI_CAM 25 +#define CLK_MM_IMG_DL_RELAY 26 +#define CLK_MM_IMG_DL_ASYNC_TOP 27 +#define CLK_MM_DIG_DSI 28 +#define CLK_MM_F26M_HRTWT 29 +#define CLK_MM_NR_CLK 30 + +/* IMGSYS */ + +#define CLK_IMG_LARB2 0 +#define CLK_IMG_DIP 1 +#define CLK_IMG_FDVT 2 +#define CLK_IMG_DPE 3 +#define CLK_IMG_RSC 4 +#define CLK_IMG_NR_CLK 5 + +/* VENCSYS */ + +#define CLK_VENC_SET0_LARB 0 +#define CLK_VENC_SET1_VENC 1 +#define CLK_VENC_SET2_JPGENC 2 +#define CLK_VENC_SET3_VDEC 3 +#define CLK_VENC_NR_CLK 4 + +/* CAMSYS */ + +#define CLK_CAM_LARB3 0 +#define CLK_CAM_DFP_VAD 1 +#define CLK_CAM 2 +#define CLK_CAMTG 3 +#define CLK_CAM_SENINF 4 +#define CLK_CAMSV0 5 +#define CLK_CAMSV1 6 +#define CLK_CAMSV2 7 +#define CLK_CAM_CCU 8 +#define CLK_CAM_NR_CLK 9 + +#endif /* _DT_BINDINGS_CLK_MT6765_H */ -- 2.18.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9DDDCC35640 for ; Fri, 21 Feb 2020 09:53:08 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 26EF6222C4 for ; Fri, 21 Feb 2020 09:53:08 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="In8w549b"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="Dh7kKvhI" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 26EF6222C4 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=0pdnjEuhs3vCq6KnzKfbWd+YGmt/CddZveexSOi/4pg=; b=In8w549bk2WIRe 4aeLCZ6Xyqpg6fp/vMas0b6qysMtVZUVAAmq0YTuSkBBr0Ox+K0SGOE9XdQuC+Seqds7cAHM37Q0/ qiIcyzBEsBbj5bozYCQjmFnhpe0la+V7PyfKb/aSzqYH1vqn2oqsyM6OhCJxYLEUDYHR55LrrQwDc 3G7ZBTHiB6Hm6NYv1lljHtrrBloRELQLPYp3InMfN1AkzN7kyhJITjEYC3CNOV3TEfSOW+QcJD1JY 41OTtNu2Xa++3zOww+8CYonNS7x7CYO0fquOtDwi/ciusmePndTapMDFkwMWU1WCROTCoq/wiRbgH +DHIo9MeV3PH3NikxlBg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1j54zT-0002H8-Fh; Fri, 21 Feb 2020 09:52:59 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1j54zD-00022Z-HR; Fri, 21 Feb 2020 09:52:45 +0000 X-UUID: de708cd3535d49419519a9d50963f854-20200221 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=FAW1idEzaGFJktSULXtQPHCjuFZmQl2FD2Aqft4WvF4=; b=Dh7kKvhI43D+vV7kX7Bufo9IhWZkFJCUwvgc18qaSCrTTL01kNWkOZJsHHImMkzghZTjPyypmroGapKiN21Txjni9loPTbQN71xMaw0OLSNF89ns61QYkBye7Mlk5JKhAZ11mT7RXhsb7zX9awXCuexcICAQZY/1IHdpV7C5dt0=; X-UUID: de708cd3535d49419519a9d50963f854-20200221 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 477523983; Fri, 21 Feb 2020 01:52:40 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 01:53:07 -0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 17:51:49 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 21 Feb 2020 17:53:00 +0800 From: Macpaul Lin To: Rob Herring , Mark Rutland , Matthias Brugger , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , mtk01761 , Fabien Parent , Weiyi Lu , Mars Cheng , Sean Wang , Macpaul Lin , Owen Chen , Chunfeng Yun , "Evan Green" , Yong Wu , Joerg Roedel , Shawn Guo , Marc Zyngier , Ryder Lee , , , , , Subject: [PATCH 4/5] clk: mediatek: add mt6765 clock IDs Date: Fri, 21 Feb 2020 17:52:21 +0800 Message-ID: <1582278742-1626-5-git-send-email-macpaul.lin@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1582278742-1626-1-git-send-email-macpaul.lin@mediatek.com> References: <1582278742-1626-1-git-send-email-macpaul.lin@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 5D3F40E40AC627A4BC4E3F3D31C74B98C987347C2796ADF113CF41CEB675A8402000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200221_015243_584321_A8C7F943 X-CRM114-Status: UNSURE ( 9.62 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: CC Hwang , Loda Chou , Mediatek WSD Upstream Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Mars Cheng Add MT6765 clock dt-bindings, include topckgen, apmixedsys, infracfg, mcucfg and subsystem clocks. Signed-off-by: Mars Cheng Signed-off-by: Owen Chen Signed-off-by: Macpaul Lin Reviewed-by: Rob Herring --- include/dt-bindings/clock/mt6765-clk.h | 313 +++++++++++++++++++++++++ 1 file changed, 313 insertions(+) create mode 100644 include/dt-bindings/clock/mt6765-clk.h diff --git a/include/dt-bindings/clock/mt6765-clk.h b/include/dt-bindings/clock/mt6765-clk.h new file mode 100644 index 000000000000..eb97e568518e --- /dev/null +++ b/include/dt-bindings/clock/mt6765-clk.h @@ -0,0 +1,313 @@ +/* SPDX-License-Identifier: GPL-2.0 */ + +#ifndef _DT_BINDINGS_CLK_MT6765_H +#define _DT_BINDINGS_CLK_MT6765_H + +/* FIX Clks */ +#define CLK_TOP_CLK26M 0 + +/* APMIXEDSYS */ +#define CLK_APMIXED_ARMPLL_L 0 +#define CLK_APMIXED_ARMPLL 1 +#define CLK_APMIXED_CCIPLL 2 +#define CLK_APMIXED_MAINPLL 3 +#define CLK_APMIXED_MFGPLL 4 +#define CLK_APMIXED_MMPLL 5 +#define CLK_APMIXED_UNIV2PLL 6 +#define CLK_APMIXED_MSDCPLL 7 +#define CLK_APMIXED_APLL1 8 +#define CLK_APMIXED_MPLL 9 +#define CLK_APMIXED_ULPOSC1 10 +#define CLK_APMIXED_ULPOSC2 11 +#define CLK_APMIXED_SSUSB26M 12 +#define CLK_APMIXED_APPLL26M 13 +#define CLK_APMIXED_MIPIC0_26M 14 +#define CLK_APMIXED_MDPLLGP26M 15 +#define CLK_APMIXED_MMSYS_F26M 16 +#define CLK_APMIXED_UFS26M 17 +#define CLK_APMIXED_MIPIC1_26M 18 +#define CLK_APMIXED_MEMPLL26M 19 +#define CLK_APMIXED_CLKSQ_LVPLL_26M 20 +#define CLK_APMIXED_MIPID0_26M 21 +#define CLK_APMIXED_NR_CLK 22 + +/* TOPCKGEN */ +#define CLK_TOP_SYSPLL 0 +#define CLK_TOP_SYSPLL_D2 1 +#define CLK_TOP_SYSPLL1_D2 2 +#define CLK_TOP_SYSPLL1_D4 3 +#define CLK_TOP_SYSPLL1_D8 4 +#define CLK_TOP_SYSPLL1_D16 5 +#define CLK_TOP_SYSPLL_D3 6 +#define CLK_TOP_SYSPLL2_D2 7 +#define CLK_TOP_SYSPLL2_D4 8 +#define CLK_TOP_SYSPLL2_D8 9 +#define CLK_TOP_SYSPLL_D5 10 +#define CLK_TOP_SYSPLL3_D2 11 +#define CLK_TOP_SYSPLL3_D4 12 +#define CLK_TOP_SYSPLL_D7 13 +#define CLK_TOP_SYSPLL4_D2 14 +#define CLK_TOP_SYSPLL4_D4 15 +#define CLK_TOP_USB20_192M 16 +#define CLK_TOP_USB20_192M_D4 17 +#define CLK_TOP_USB20_192M_D8 18 +#define CLK_TOP_USB20_192M_D16 19 +#define CLK_TOP_USB20_192M_D32 20 +#define CLK_TOP_UNIVPLL 21 +#define CLK_TOP_UNIVPLL_D2 22 +#define CLK_TOP_UNIVPLL1_D2 23 +#define CLK_TOP_UNIVPLL1_D4 24 +#define CLK_TOP_UNIVPLL_D3 25 +#define CLK_TOP_UNIVPLL2_D2 26 +#define CLK_TOP_UNIVPLL2_D4 27 +#define CLK_TOP_UNIVPLL2_D8 28 +#define CLK_TOP_UNIVPLL2_D32 29 +#define CLK_TOP_UNIVPLL_D5 30 +#define CLK_TOP_UNIVPLL3_D2 31 +#define CLK_TOP_UNIVPLL3_D4 32 +#define CLK_TOP_MMPLL 33 +#define CLK_TOP_MMPLL_D2 34 +#define CLK_TOP_MPLL 35 +#define CLK_TOP_DA_MPLL_104M_DIV 36 +#define CLK_TOP_DA_MPLL_52M_DIV 37 +#define CLK_TOP_MFGPLL 38 +#define CLK_TOP_MSDCPLL 39 +#define CLK_TOP_MSDCPLL_D2 40 +#define CLK_TOP_APLL1 41 +#define CLK_TOP_APLL1_D2 42 +#define CLK_TOP_APLL1_D4 43 +#define CLK_TOP_APLL1_D8 44 +#define CLK_TOP_ULPOSC1 45 +#define CLK_TOP_ULPOSC1_D2 46 +#define CLK_TOP_ULPOSC1_D4 47 +#define CLK_TOP_ULPOSC1_D8 48 +#define CLK_TOP_ULPOSC1_D16 49 +#define CLK_TOP_ULPOSC1_D32 50 +#define CLK_TOP_DMPLL 51 +#define CLK_TOP_F_FRTC 52 +#define CLK_TOP_F_F26M 53 +#define CLK_TOP_AXI 54 +#define CLK_TOP_MM 55 +#define CLK_TOP_SCP 56 +#define CLK_TOP_MFG 57 +#define CLK_TOP_F_FUART 58 +#define CLK_TOP_SPI 59 +#define CLK_TOP_MSDC50_0 60 +#define CLK_TOP_MSDC30_1 61 +#define CLK_TOP_AUDIO 62 +#define CLK_TOP_AUD_1 63 +#define CLK_TOP_AUD_ENGEN1 64 +#define CLK_TOP_F_FDISP_PWM 65 +#define CLK_TOP_SSPM 66 +#define CLK_TOP_DXCC 67 +#define CLK_TOP_I2C 68 +#define CLK_TOP_F_FPWM 69 +#define CLK_TOP_F_FSENINF 70 +#define CLK_TOP_AES_FDE 71 +#define CLK_TOP_F_BIST2FPC 72 +#define CLK_TOP_ARMPLL_DIVIDER_PLL0 73 +#define CLK_TOP_ARMPLL_DIVIDER_PLL1 74 +#define CLK_TOP_ARMPLL_DIVIDER_PLL2 75 +#define CLK_TOP_DA_USB20_48M_DIV 76 +#define CLK_TOP_DA_UNIV_48M_DIV 77 +#define CLK_TOP_APLL12_DIV0 78 +#define CLK_TOP_APLL12_DIV1 79 +#define CLK_TOP_APLL12_DIV2 80 +#define CLK_TOP_APLL12_DIV3 81 +#define CLK_TOP_ARMPLL_DIVIDER_PLL0_EN 82 +#define CLK_TOP_ARMPLL_DIVIDER_PLL1_EN 83 +#define CLK_TOP_ARMPLL_DIVIDER_PLL2_EN 84 +#define CLK_TOP_FMEM_OCC_DRC_EN 85 +#define CLK_TOP_USB20_48M_EN 86 +#define CLK_TOP_UNIVPLL_48M_EN 87 +#define CLK_TOP_MPLL_104M_EN 88 +#define CLK_TOP_MPLL_52M_EN 89 +#define CLK_TOP_F_UFS_MP_SAP_CFG_EN 90 +#define CLK_TOP_F_BIST2FPC_EN 91 +#define CLK_TOP_MD_32K 92 +#define CLK_TOP_MD_26M 93 +#define CLK_TOP_MD2_32K 94 +#define CLK_TOP_MD2_26M 95 +#define CLK_TOP_AXI_SEL 96 +#define CLK_TOP_MEM_SEL 97 +#define CLK_TOP_MM_SEL 98 +#define CLK_TOP_SCP_SEL 99 +#define CLK_TOP_MFG_SEL 100 +#define CLK_TOP_ATB_SEL 101 +#define CLK_TOP_CAMTG_SEL 102 +#define CLK_TOP_CAMTG1_SEL 103 +#define CLK_TOP_CAMTG2_SEL 104 +#define CLK_TOP_CAMTG3_SEL 105 +#define CLK_TOP_UART_SEL 106 +#define CLK_TOP_SPI_SEL 107 +#define CLK_TOP_MSDC50_0_HCLK_SEL 108 +#define CLK_TOP_MSDC50_0_SEL 109 +#define CLK_TOP_MSDC30_1_SEL 110 +#define CLK_TOP_AUDIO_SEL 111 +#define CLK_TOP_AUD_INTBUS_SEL 112 +#define CLK_TOP_AUD_1_SEL 113 +#define CLK_TOP_AUD_ENGEN1_SEL 114 +#define CLK_TOP_DISP_PWM_SEL 115 +#define CLK_TOP_SSPM_SEL 116 +#define CLK_TOP_DXCC_SEL 117 +#define CLK_TOP_USB_TOP_SEL 118 +#define CLK_TOP_SPM_SEL 119 +#define CLK_TOP_I2C_SEL 120 +#define CLK_TOP_PWM_SEL 121 +#define CLK_TOP_SENINF_SEL 122 +#define CLK_TOP_AES_FDE_SEL 123 +#define CLK_TOP_PWRAP_ULPOSC_SEL 124 +#define CLK_TOP_CAMTM_SEL 125 +#define CLK_TOP_NR_CLK 126 + +/* INFRACFG */ +#define CLK_IFR_ICUSB 0 +#define CLK_IFR_GCE 1 +#define CLK_IFR_THERM 2 +#define CLK_IFR_I2C_AP 3 +#define CLK_IFR_I2C_CCU 4 +#define CLK_IFR_I2C_SSPM 5 +#define CLK_IFR_I2C_RSV 6 +#define CLK_IFR_PWM_HCLK 7 +#define CLK_IFR_PWM1 8 +#define CLK_IFR_PWM2 9 +#define CLK_IFR_PWM3 10 +#define CLK_IFR_PWM4 11 +#define CLK_IFR_PWM5 12 +#define CLK_IFR_PWM 13 +#define CLK_IFR_UART0 14 +#define CLK_IFR_UART1 15 +#define CLK_IFR_GCE_26M 16 +#define CLK_IFR_CQ_DMA_FPC 17 +#define CLK_IFR_BTIF 18 +#define CLK_IFR_SPI0 19 +#define CLK_IFR_MSDC0 20 +#define CLK_IFR_MSDC1 21 +#define CLK_IFR_TRNG 22 +#define CLK_IFR_AUXADC 23 +#define CLK_IFR_CCIF1_AP 24 +#define CLK_IFR_CCIF1_MD 25 +#define CLK_IFR_AUXADC_MD 26 +#define CLK_IFR_AP_DMA 27 +#define CLK_IFR_DEVICE_APC 28 +#define CLK_IFR_CCIF_AP 29 +#define CLK_IFR_AUDIO 30 +#define CLK_IFR_CCIF_MD 31 +#define CLK_IFR_RG_PWM_FBCLK6 32 +#define CLK_IFR_DISP_PWM 33 +#define CLK_IFR_CLDMA_BCLK 34 +#define CLK_IFR_AUDIO_26M_BCLK 35 +#define CLK_IFR_SPI1 36 +#define CLK_IFR_I2C4 37 +#define CLK_IFR_SPI2 38 +#define CLK_IFR_SPI3 39 +#define CLK_IFR_I2C5 40 +#define CLK_IFR_I2C5_ARBITER 41 +#define CLK_IFR_I2C5_IMM 42 +#define CLK_IFR_I2C1_ARBITER 43 +#define CLK_IFR_I2C1_IMM 44 +#define CLK_IFR_I2C2_ARBITER 45 +#define CLK_IFR_I2C2_IMM 46 +#define CLK_IFR_SPI4 47 +#define CLK_IFR_SPI5 48 +#define CLK_IFR_CQ_DMA 49 +#define CLK_IFR_FAES_FDE 50 +#define CLK_IFR_MSDC0_SELF 51 +#define CLK_IFR_MSDC1_SELF 52 +#define CLK_IFR_I2C6 53 +#define CLK_IFR_AP_MSDC0 54 +#define CLK_IFR_MD_MSDC0 55 +#define CLK_IFR_MSDC0_SRC 56 +#define CLK_IFR_MSDC1_SRC 57 +#define CLK_IFR_AES_TOP0_BCLK 58 +#define CLK_IFR_MCU_PM_BCLK 59 +#define CLK_IFR_CCIF2_AP 60 +#define CLK_IFR_CCIF2_MD 61 +#define CLK_IFR_CCIF3_AP 62 +#define CLK_IFR_CCIF3_MD 63 +#define CLK_IFR_NR_CLK 64 + +/* AUDIO */ +#define CLK_AUDIO_AFE 0 +#define CLK_AUDIO_22M 1 +#define CLK_AUDIO_APLL_TUNER 2 +#define CLK_AUDIO_ADC 3 +#define CLK_AUDIO_DAC 4 +#define CLK_AUDIO_DAC_PREDIS 5 +#define CLK_AUDIO_TML 6 +#define CLK_AUDIO_I2S1_BCLK 7 +#define CLK_AUDIO_I2S2_BCLK 8 +#define CLK_AUDIO_I2S3_BCLK 9 +#define CLK_AUDIO_I2S4_BCLK 10 +#define CLK_AUDIO_NR_CLK 11 + +/* MIPI_RX_ANA_CSI0A */ + +#define CLK_MIPI0A_CSR_CSI_EN_0A 0 +#define CLK_MIPI0A_NR_CLK 1 + +/* MMSYS_CONFIG */ + +#define CLK_MM_MDP_RDMA0 0 +#define CLK_MM_MDP_CCORR0 1 +#define CLK_MM_MDP_RSZ0 2 +#define CLK_MM_MDP_RSZ1 3 +#define CLK_MM_MDP_TDSHP0 4 +#define CLK_MM_MDP_WROT0 5 +#define CLK_MM_MDP_WDMA0 6 +#define CLK_MM_DISP_OVL0 7 +#define CLK_MM_DISP_OVL0_2L 8 +#define CLK_MM_DISP_RSZ0 9 +#define CLK_MM_DISP_RDMA0 10 +#define CLK_MM_DISP_WDMA0 11 +#define CLK_MM_DISP_COLOR0 12 +#define CLK_MM_DISP_CCORR0 13 +#define CLK_MM_DISP_AAL0 14 +#define CLK_MM_DISP_GAMMA0 15 +#define CLK_MM_DISP_DITHER0 16 +#define CLK_MM_DSI0 17 +#define CLK_MM_FAKE_ENG 18 +#define CLK_MM_SMI_COMMON 19 +#define CLK_MM_SMI_LARB0 20 +#define CLK_MM_SMI_COMM0 21 +#define CLK_MM_SMI_COMM1 22 +#define CLK_MM_CAM_MDP 23 +#define CLK_MM_SMI_IMG 24 +#define CLK_MM_SMI_CAM 25 +#define CLK_MM_IMG_DL_RELAY 26 +#define CLK_MM_IMG_DL_ASYNC_TOP 27 +#define CLK_MM_DIG_DSI 28 +#define CLK_MM_F26M_HRTWT 29 +#define CLK_MM_NR_CLK 30 + +/* IMGSYS */ + +#define CLK_IMG_LARB2 0 +#define CLK_IMG_DIP 1 +#define CLK_IMG_FDVT 2 +#define CLK_IMG_DPE 3 +#define CLK_IMG_RSC 4 +#define CLK_IMG_NR_CLK 5 + +/* VENCSYS */ + +#define CLK_VENC_SET0_LARB 0 +#define CLK_VENC_SET1_VENC 1 +#define CLK_VENC_SET2_JPGENC 2 +#define CLK_VENC_SET3_VDEC 3 +#define CLK_VENC_NR_CLK 4 + +/* CAMSYS */ + +#define CLK_CAM_LARB3 0 +#define CLK_CAM_DFP_VAD 1 +#define CLK_CAM 2 +#define CLK_CAMTG 3 +#define CLK_CAM_SENINF 4 +#define CLK_CAMSV0 5 +#define CLK_CAMSV1 6 +#define CLK_CAMSV2 7 +#define CLK_CAM_CCU 8 +#define CLK_CAM_NR_CLK 9 + +#endif /* _DT_BINDINGS_CLK_MT6765_H */ -- 2.18.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel