From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.5 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DE011C3F2D2 for ; Fri, 28 Feb 2020 15:26:52 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id AE7AC246AC for ; Fri, 28 Feb 2020 15:26:52 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="ktse2j87"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="iMGY+Kar" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org AE7AC246AC Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=YdJQnWruhQ55WQAXxIGlWsKUwUcY7hNyAwF60tOTd5A=; b=ktse2j87r1RONK hFyd4MKCWe+/OjodtD228kXvxEutUQW2d+5+eN+wA71p5hK2RiuMl4pssmwKMBMXq5etIf+KxBVmE FRLK1qMFaqXnH0iecSkixcSUjMRvEymDrHuZdRqadsee9o0LBZLMU7BnQsXKLrqy+1fQUQEf3G1w1 Tvc4TI8w3lJdNPX2X9qoUBoHatbjNSHXfB03Gt5uC4n6hTA7m369NRo+m3Lyj3UNO6NeoApb9kDnB OqoEau/ixowYq9Oi8t2dC6JwapmajU2TZNQbJQN/8jDGqpScoR3Fbst23/6P6cZ6zQrlKmjwtLglM 8EDFJZmqmxP0Q7L1RFBg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1j7hXH-0007bY-NH; Fri, 28 Feb 2020 15:26:43 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1j7hXC-0007WG-IE; Fri, 28 Feb 2020 15:26:40 +0000 X-UUID: 8efa43e1719e4439943bb9b182d6e743-20200228 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=ViFwYC5Iuqie3+fCE6e5hR8JCYBaGd+fxv9YzMHIe9k=; b=iMGY+Karo1RIWMz4zPsokfjrqrK3eN991oNOpG/74s1OHu63uBByx7luf7A/ujW6l3aoy9jNHnt7RPB4GCGweb68b7TLWK1ffms3R0lTJor3ofmx24WvWNPSOlJ4k4Kygrzst4dF0+dhHUSBZAuyYuMT9JzI6tQa6IhdvVzsN7o=; X-UUID: 8efa43e1719e4439943bb9b182d6e743-20200228 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1028621814; Fri, 28 Feb 2020 07:26:36 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 28 Feb 2020 07:27:17 -0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 28 Feb 2020 23:25:35 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 28 Feb 2020 23:26:15 +0800 Message-ID: <1582903592.14824.17.camel@mtksdaap41> Subject: Re: [PATCH v3 01/13] dt-binding: gce: add gce header file for mt6779 From: CK Hu To: Dennis YC Hsieh Date: Fri, 28 Feb 2020 23:26:32 +0800 In-Reply-To: <1582897461-15105-3-git-send-email-dennis-yc.hsieh@mediatek.com> References: <1582897461-15105-1-git-send-email-dennis-yc.hsieh@mediatek.com> <1582897461-15105-3-git-send-email-dennis-yc.hsieh@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 1861E905388C3C948D591E272C14597B41A6A63496B7A535F6D18F07C7724FCF2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200228_072638_644433_A3B8FDED X-CRM114-Status: GOOD ( 14.70 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, srv_heupstream@mediatek.com, wsd_upstream@mediatek.com, Jassi Brar , linux-kernel@vger.kernel.org, Houlong Wei , Rob Herring , linux-mediatek@lists.infradead.org, Bibby Hsieh , Matthias Brugger , Ming-Fan Chen , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi, Dennis: On Fri, 2020-02-28 at 21:44 +0800, Dennis YC Hsieh wrote: > Add documentation for the mt6779 gce. > > Add gce header file defined the gce hardware event, > subsys number and constant for mt6779. > Reviewed-by: CK Hu > Signed-off-by: Dennis YC Hsieh > --- > .../devicetree/bindings/mailbox/mtk-gce.txt | 8 +- > include/dt-bindings/gce/mt6779-gce.h | 222 ++++++++++++++++++ > 2 files changed, 227 insertions(+), 3 deletions(-) > create mode 100644 include/dt-bindings/gce/mt6779-gce.h > > diff --git a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt > index 7b13787ab13d..82c0a83fed09 100644 > --- a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt > +++ b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt > @@ -9,7 +9,8 @@ CMDQ driver uses mailbox framework for communication. Please refer to > mailbox.txt for generic information about mailbox device-tree bindings. > > Required properties: > -- compatible: can be "mediatek,mt8173-gce" or "mediatek,mt8183-gce" > +- compatible: can be "mediatek,mt8173-gce", "mediatek,mt8183-gce" or > + "mediatek,mt6779-gce". > - reg: Address range of the GCE unit > - interrupts: The interrupt signal from the GCE block > - clock: Clocks according to the common clock binding > @@ -36,8 +37,9 @@ Optional properties for a client device: > start_offset: the start offset of register address that GCE can access. > size: the total size of register address that GCE can access. > > -Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h' > -or 'dt-binding/gce/mt8183-gce.h'. Such as sub-system ids, thread priority, event ids. > +Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h', > +'dt-binding/gce/mt8183-gce.h' or 'dt-bindings/gce/mt6779-gce.h'. Such as > +sub-system ids, thread priority, event ids. > > Example: > > diff --git a/include/dt-bindings/gce/mt6779-gce.h b/include/dt-bindings/gce/mt6779-gce.h > new file mode 100644 > index 000000000000..06101316ace4 > --- /dev/null > +++ b/include/dt-bindings/gce/mt6779-gce.h > @@ -0,0 +1,222 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright (c) 2019 MediaTek Inc. > + * Author: Dennis-YC Hsieh > + */ > + > +#ifndef _DT_BINDINGS_GCE_MT6779_H > +#define _DT_BINDINGS_GCE_MT6779_H > + > +#define CMDQ_NO_TIMEOUT 0xffffffff > + > +/* GCE HW thread priority */ > +#define CMDQ_THR_PRIO_LOWEST 0 > +#define CMDQ_THR_PRIO_1 1 > +#define CMDQ_THR_PRIO_2 2 > +#define CMDQ_THR_PRIO_3 3 > +#define CMDQ_THR_PRIO_4 4 > +#define CMDQ_THR_PRIO_5 5 > +#define CMDQ_THR_PRIO_6 6 > +#define CMDQ_THR_PRIO_HIGHEST 7 > + > +/* GCE subsys table */ > +#define SUBSYS_1300XXXX 0 > +#define SUBSYS_1400XXXX 1 > +#define SUBSYS_1401XXXX 2 > +#define SUBSYS_1402XXXX 3 > +#define SUBSYS_1502XXXX 4 > +#define SUBSYS_1880XXXX 5 > +#define SUBSYS_1881XXXX 6 > +#define SUBSYS_1882XXXX 7 > +#define SUBSYS_1883XXXX 8 > +#define SUBSYS_1884XXXX 9 > +#define SUBSYS_1000XXXX 10 > +#define SUBSYS_1001XXXX 11 > +#define SUBSYS_1002XXXX 12 > +#define SUBSYS_1003XXXX 13 > +#define SUBSYS_1004XXXX 14 > +#define SUBSYS_1005XXXX 15 > +#define SUBSYS_1020XXXX 16 > +#define SUBSYS_1028XXXX 17 > +#define SUBSYS_1700XXXX 18 > +#define SUBSYS_1701XXXX 19 > +#define SUBSYS_1702XXXX 20 > +#define SUBSYS_1703XXXX 21 > +#define SUBSYS_1800XXXX 22 > +#define SUBSYS_1801XXXX 23 > +#define SUBSYS_1802XXXX 24 > +#define SUBSYS_1804XXXX 25 > +#define SUBSYS_1805XXXX 26 > +#define SUBSYS_1808XXXX 27 > +#define SUBSYS_180aXXXX 28 > +#define SUBSYS_180bXXXX 29 > +#define CMDQ_SUBSYS_OFF 32 > + > +/* GCE hardware events */ > +#define CMDQ_EVENT_DISP_RDMA0_SOF 0 > +#define CMDQ_EVENT_DISP_RDMA1_SOF 1 > +#define CMDQ_EVENT_MDP_RDMA0_SOF 2 > +#define CMDQ_EVENT_MDP_RDMA1_SOF 3 > +#define CMDQ_EVENT_MDP_RSZ0_SOF 4 > +#define CMDQ_EVENT_MDP_RSZ1_SOF 5 > +#define CMDQ_EVENT_MDP_TDSHP_SOF 6 > +#define CMDQ_EVENT_MDP_WROT0_SOF 7 > +#define CMDQ_EVENT_MDP_WROT1_SOF 8 > +#define CMDQ_EVENT_DISP_OVL0_SOF 9 > +#define CMDQ_EVENT_DISP_2L_OVL0_SOF 10 > +#define CMDQ_EVENT_DISP_2L_OVL1_SOF 11 > +#define CMDQ_EVENT_DISP_WDMA0_SOF 12 > +#define CMDQ_EVENT_DISP_COLOR0_SOF 13 > +#define CMDQ_EVENT_DISP_CCORR0_SOF 14 > +#define CMDQ_EVENT_DISP_AAL0_SOF 15 > +#define CMDQ_EVENT_DISP_GAMMA0_SOF 16 > +#define CMDQ_EVENT_DISP_DITHER0_SOF 17 > +#define CMDQ_EVENT_DISP_PWM0_SOF 18 > +#define CMDQ_EVENT_DISP_DSI0_SOF 19 > +#define CMDQ_EVENT_DISP_DPI0_SOF 20 > +#define CMDQ_EVENT_DISP_POSTMASK0_SOF 21 > +#define CMDQ_EVENT_DISP_RSZ0_SOF 22 > +#define CMDQ_EVENT_MDP_AAL_SOF 23 > +#define CMDQ_EVENT_MDP_CCORR_SOF 24 > +#define CMDQ_EVENT_DISP_DBI0_SOF 25 > +#define CMDQ_EVENT_ISP_RELAY_SOF 26 > +#define CMDQ_EVENT_IPU_RELAY_SOF 27 > +#define CMDQ_EVENT_DISP_RDMA0_EOF 28 > +#define CMDQ_EVENT_DISP_RDMA1_EOF 29 > +#define CMDQ_EVENT_MDP_RDMA0_EOF 30 > +#define CMDQ_EVENT_MDP_RDMA1_EOF 31 > +#define CMDQ_EVENT_MDP_RSZ0_EOF 32 > +#define CMDQ_EVENT_MDP_RSZ1_EOF 33 > +#define CMDQ_EVENT_MDP_TDSHP_EOF 34 > +#define CMDQ_EVENT_MDP_WROT0_W_EOF 35 > +#define CMDQ_EVENT_MDP_WROT1_W_EOF 36 > +#define CMDQ_EVENT_DISP_OVL0_EOF 37 > +#define CMDQ_EVENT_DISP_2L_OVL0_EOF 38 > +#define CMDQ_EVENT_DISP_2L_OVL1_EOF 39 > +#define CMDQ_EVENT_DISP_WDMA0_EOF 40 > +#define CMDQ_EVENT_DISP_COLOR0_EOF 41 > +#define CMDQ_EVENT_DISP_CCORR0_EOF 42 > +#define CMDQ_EVENT_DISP_AAL0_EOF 43 > +#define CMDQ_EVENT_DISP_GAMMA0_EOF 44 > +#define CMDQ_EVENT_DISP_DITHER0_EOF 45 > +#define CMDQ_EVENT_DISP_DSI0_EOF 46 > +#define CMDQ_EVENT_DISP_DPI0_EOF 47 > +#define CMDQ_EVENT_DISP_RSZ0_EOF 49 > +#define CMDQ_EVENT_MDP_AAL_FRAME_DONE 50 > +#define CMDQ_EVENT_MDP_CCORR_FRAME_DONE 51 > +#define CMDQ_EVENT_DISP_POSTMASK0_FRAME_DONE 52 > +#define CMDQ_EVENT_MUTEX0_STREAM_EOF 130 > +#define CMDQ_EVENT_MUTEX1_STREAM_EOF 131 > +#define CMDQ_EVENT_MUTEX2_STREAM_EOF 132 > +#define CMDQ_EVENT_MUTEX3_STREAM_EOF 133 > +#define CMDQ_EVENT_MUTEX4_STREAM_EOF 134 > +#define CMDQ_EVENT_MUTEX5_STREAM_EOF 135 > +#define CMDQ_EVENT_MUTEX6_STREAM_EOF 136 > +#define CMDQ_EVENT_MUTEX7_STREAM_EOF 137 > +#define CMDQ_EVENT_MUTEX8_STREAM_EOF 138 > +#define CMDQ_EVENT_MUTEX9_STREAM_EOF 139 > +#define CMDQ_EVENT_MUTEX10_STREAM_EOF 140 > +#define CMDQ_EVENT_MUTEX11_STREAM_EOF 141 > +#define CMDQ_EVENT_DISP_RDMA0_UNDERRUN 142 > +#define CMDQ_EVENT_DISP_RDMA1_UNDERRUN 143 > +#define CMDQ_EVENT_DISP_RDMA2_UNDERRUN 144 > +#define CMDQ_EVENT_DISP_RDMA3_UNDERRUN 145 > +#define CMDQ_EVENT_DSI0_TE 146 > +#define CMDQ_EVENT_DSI0_IRQ_EVENT 147 > +#define CMDQ_EVENT_DSI0_DONE_EVENT 148 > +#define CMDQ_EVENT_DISP_POSTMASK0_RST_DONE 150 > +#define CMDQ_EVENT_DISP_WDMA0_RST_DONE 151 > +#define CMDQ_EVENT_MDP_WROT0_RST_DONE 153 > +#define CMDQ_EVENT_MDP_RDMA0_RST_DONE 154 > +#define CMDQ_EVENT_DISP_OVL0_RST_DONE 155 > +#define CMDQ_EVENT_DISP_OVL0_2L_RST_DONE 156 > +#define CMDQ_EVENT_DISP_OVL1_2L_RST_DONE 157 > +#define CMDQ_EVENT_DIP_CQ_THREAD0_EOF 257 > +#define CMDQ_EVENT_DIP_CQ_THREAD1_EOF 258 > +#define CMDQ_EVENT_DIP_CQ_THREAD2_EOF 259 > +#define CMDQ_EVENT_DIP_CQ_THREAD3_EOF 260 > +#define CMDQ_EVENT_DIP_CQ_THREAD4_EOF 261 > +#define CMDQ_EVENT_DIP_CQ_THREAD5_EOF 262 > +#define CMDQ_EVENT_DIP_CQ_THREAD6_EOF 263 > +#define CMDQ_EVENT_DIP_CQ_THREAD7_EOF 264 > +#define CMDQ_EVENT_DIP_CQ_THREAD8_EOF 265 > +#define CMDQ_EVENT_DIP_CQ_THREAD9_EOF 266 > +#define CMDQ_EVENT_DIP_CQ_THREAD10_EOF 267 > +#define CMDQ_EVENT_DIP_CQ_THREAD11_EOF 268 > +#define CMDQ_EVENT_DIP_CQ_THREAD12_EOF 269 > +#define CMDQ_EVENT_DIP_CQ_THREAD13_EOF 270 > +#define CMDQ_EVENT_DIP_CQ_THREAD14_EOF 271 > +#define CMDQ_EVENT_DIP_CQ_THREAD15_EOF 272 > +#define CMDQ_EVENT_DIP_CQ_THREAD16_EOF 273 > +#define CMDQ_EVENT_DIP_CQ_THREAD17_EOF 274 > +#define CMDQ_EVENT_DIP_CQ_THREAD18_EOF 275 > +#define CMDQ_EVENT_DIP_DMA_ERR_EVENT 276 > +#define CMDQ_EVENT_AMD_FRAME_DONE 277 > +#define CMDQ_EVENT_MFB_DONE 278 > +#define CMDQ_EVENT_WPE_A_EOF 279 > +#define CMDQ_EVENT_VENC_EOF 289 > +#define CMDQ_EVENT_VENC_CMDQ_PAUSE_DONE 290 > +#define CMDQ_EVENT_JPEG_ENC_EOF 291 > +#define CMDQ_EVENT_VENC_MB_DONE 292 > +#define CMDQ_EVENT_VENC_128BYTE_CNT_DONE 293 > +#define CMDQ_EVENT_ISP_FRAME_DONE_A 321 > +#define CMDQ_EVENT_ISP_FRAME_DONE_B 322 > +#define CMDQ_EVENT_ISP_FRAME_DONE_C 323 > +#define CMDQ_EVENT_ISP_CAMSV_0_PASS1_DONE 324 > +#define CMDQ_EVENT_ISP_CAMSV_0_2_PASS1_DONE 325 > +#define CMDQ_EVENT_ISP_CAMSV_1_PASS1_DONE 326 > +#define CMDQ_EVENT_ISP_CAMSV_2_PASS1_DONE 327 > +#define CMDQ_EVENT_ISP_CAMSV_3_PASS1_DONE 328 > +#define CMDQ_EVENT_ISP_TSF_DONE 329 > +#define CMDQ_EVENT_SENINF_0_FIFO_FULL 330 > +#define CMDQ_EVENT_SENINF_1_FIFO_FULL 331 > +#define CMDQ_EVENT_SENINF_2_FIFO_FULL 332 > +#define CMDQ_EVENT_SENINF_3_FIFO_FULL 333 > +#define CMDQ_EVENT_SENINF_4_FIFO_FULL 334 > +#define CMDQ_EVENT_SENINF_5_FIFO_FULL 335 > +#define CMDQ_EVENT_SENINF_6_FIFO_FULL 336 > +#define CMDQ_EVENT_SENINF_7_FIFO_FULL 337 > +#define CMDQ_EVENT_TG_OVRUN_A_INT_DLY 338 > +#define CMDQ_EVENT_TG_OVRUN_B_INT_DLY 339 > +#define CMDQ_EVENT_TG_OVRUN_C_INT 340 > +#define CMDQ_EVENT_TG_GRABERR_A_INT_DLY 341 > +#define CMDQ_EVENT_TG_GRABERR_B_INT_DLY 342 > +#define CMDQ_EVENT_TG_GRABERR_C_INT 343 > +#define CMDQ_EVENT_CQ_VR_SNAP_A_INT_DLY 344 > +#define CMDQ_EVENT_CQ_VR_SNAP_B_INT_DLY 345 > +#define CMDQ_EVENT_CQ_VR_SNAP_C_INT 346 > +#define CMDQ_EVENT_DMA_R1_ERROR_A_INT_DLY 347 > +#define CMDQ_EVENT_DMA_R1_ERROR_B_INT_DLY 348 > +#define CMDQ_EVENT_DMA_R1_ERROR_C_INT 349 > +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_0 353 > +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_1 354 > +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_2 355 > +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_3 356 > +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_0 385 > +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_1 386 > +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_2 387 > +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_3 388 > +#define CMDQ_EVENT_VDEC_EVENT_0 416 > +#define CMDQ_EVENT_VDEC_EVENT_1 417 > +#define CMDQ_EVENT_VDEC_EVENT_2 418 > +#define CMDQ_EVENT_VDEC_EVENT_3 419 > +#define CMDQ_EVENT_VDEC_EVENT_4 420 > +#define CMDQ_EVENT_VDEC_EVENT_5 421 > +#define CMDQ_EVENT_VDEC_EVENT_6 422 > +#define CMDQ_EVENT_VDEC_EVENT_7 423 > +#define CMDQ_EVENT_VDEC_EVENT_8 424 > +#define CMDQ_EVENT_VDEC_EVENT_9 425 > +#define CMDQ_EVENT_VDEC_EVENT_10 426 > +#define CMDQ_EVENT_VDEC_EVENT_11 427 > +#define CMDQ_EVENT_VDEC_EVENT_12 428 > +#define CMDQ_EVENT_VDEC_EVENT_13 429 > +#define CMDQ_EVENT_VDEC_EVENT_14 430 > +#define CMDQ_EVENT_VDEC_EVENT_15 431 > +#define CMDQ_EVENT_FDVT_DONE 449 > +#define CMDQ_EVENT_FE_DONE 450 > +#define CMDQ_EVENT_RSC_EOF 451 > +#define CMDQ_EVENT_DVS_DONE_ASYNC_SHOT 452 > +#define CMDQ_EVENT_DVP_DONE_ASYNC_SHOT 453 > +#define CMDQ_EVENT_DSI0_TE_INFRA 898 > + > +#endif _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.5 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6BB90C3F2CD for ; Fri, 28 Feb 2020 15:26:52 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 356D6246AE for ; Fri, 28 Feb 2020 15:26:52 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="hKVFriIN"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="iMGY+Kar" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 356D6246AE Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=l7TI6/pzBSeSeHiGGD2LTM7UKHoCrxdyNLcSi44+qLw=; b=hKVFriINTJY03a NyMHiSEYv6FYmSVJb337tGXiPKvmLso4Ybt7OPvmMUB78l+EgE7LHN19AVHi5jLJASJozrHC4m7eC 5ILqo1WyAdzWR7qQDJyc2rcEndapQ4UKiQiVvG3usXQHXtokIhF39K8Qg/EFBPs1tPszyS32OlLza wJp22tgp+iv5nawgeX5D/OzAWTNFxEAHGKZorXgQbnYy54hHhOcYmGX0Cj0tv2TsIDd7CizIDXF44 W2PUA9U4RSbuhC4gkt6BSM8hrui8tRYZ9L5+rPQs/Pc8nuuVcGd/icY+Lp7JfiDkDAkiMmrphuHbl hSJ9yK7JQbt59OYH3QfQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1j7hXP-0007gP-Mf; Fri, 28 Feb 2020 15:26:51 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1j7hXC-0007WG-IE; Fri, 28 Feb 2020 15:26:40 +0000 X-UUID: 8efa43e1719e4439943bb9b182d6e743-20200228 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=ViFwYC5Iuqie3+fCE6e5hR8JCYBaGd+fxv9YzMHIe9k=; b=iMGY+Karo1RIWMz4zPsokfjrqrK3eN991oNOpG/74s1OHu63uBByx7luf7A/ujW6l3aoy9jNHnt7RPB4GCGweb68b7TLWK1ffms3R0lTJor3ofmx24WvWNPSOlJ4k4Kygrzst4dF0+dhHUSBZAuyYuMT9JzI6tQa6IhdvVzsN7o=; X-UUID: 8efa43e1719e4439943bb9b182d6e743-20200228 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1028621814; Fri, 28 Feb 2020 07:26:36 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 28 Feb 2020 07:27:17 -0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 28 Feb 2020 23:25:35 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 28 Feb 2020 23:26:15 +0800 Message-ID: <1582903592.14824.17.camel@mtksdaap41> Subject: Re: [PATCH v3 01/13] dt-binding: gce: add gce header file for mt6779 From: CK Hu To: Dennis YC Hsieh Date: Fri, 28 Feb 2020 23:26:32 +0800 In-Reply-To: <1582897461-15105-3-git-send-email-dennis-yc.hsieh@mediatek.com> References: <1582897461-15105-1-git-send-email-dennis-yc.hsieh@mediatek.com> <1582897461-15105-3-git-send-email-dennis-yc.hsieh@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 1861E905388C3C948D591E272C14597B41A6A63496B7A535F6D18F07C7724FCF2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200228_072638_644433_A3B8FDED X-CRM114-Status: GOOD ( 14.70 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, srv_heupstream@mediatek.com, wsd_upstream@mediatek.com, Jassi Brar , linux-kernel@vger.kernel.org, Houlong Wei , Rob Herring , linux-mediatek@lists.infradead.org, Bibby Hsieh , Matthias Brugger , Ming-Fan Chen , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi, Dennis: On Fri, 2020-02-28 at 21:44 +0800, Dennis YC Hsieh wrote: > Add documentation for the mt6779 gce. > > Add gce header file defined the gce hardware event, > subsys number and constant for mt6779. > Reviewed-by: CK Hu > Signed-off-by: Dennis YC Hsieh > --- > .../devicetree/bindings/mailbox/mtk-gce.txt | 8 +- > include/dt-bindings/gce/mt6779-gce.h | 222 ++++++++++++++++++ > 2 files changed, 227 insertions(+), 3 deletions(-) > create mode 100644 include/dt-bindings/gce/mt6779-gce.h > > diff --git a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt > index 7b13787ab13d..82c0a83fed09 100644 > --- a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt > +++ b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt > @@ -9,7 +9,8 @@ CMDQ driver uses mailbox framework for communication. Please refer to > mailbox.txt for generic information about mailbox device-tree bindings. > > Required properties: > -- compatible: can be "mediatek,mt8173-gce" or "mediatek,mt8183-gce" > +- compatible: can be "mediatek,mt8173-gce", "mediatek,mt8183-gce" or > + "mediatek,mt6779-gce". > - reg: Address range of the GCE unit > - interrupts: The interrupt signal from the GCE block > - clock: Clocks according to the common clock binding > @@ -36,8 +37,9 @@ Optional properties for a client device: > start_offset: the start offset of register address that GCE can access. > size: the total size of register address that GCE can access. > > -Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h' > -or 'dt-binding/gce/mt8183-gce.h'. Such as sub-system ids, thread priority, event ids. > +Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h', > +'dt-binding/gce/mt8183-gce.h' or 'dt-bindings/gce/mt6779-gce.h'. Such as > +sub-system ids, thread priority, event ids. > > Example: > > diff --git a/include/dt-bindings/gce/mt6779-gce.h b/include/dt-bindings/gce/mt6779-gce.h > new file mode 100644 > index 000000000000..06101316ace4 > --- /dev/null > +++ b/include/dt-bindings/gce/mt6779-gce.h > @@ -0,0 +1,222 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright (c) 2019 MediaTek Inc. > + * Author: Dennis-YC Hsieh > + */ > + > +#ifndef _DT_BINDINGS_GCE_MT6779_H > +#define _DT_BINDINGS_GCE_MT6779_H > + > +#define CMDQ_NO_TIMEOUT 0xffffffff > + > +/* GCE HW thread priority */ > +#define CMDQ_THR_PRIO_LOWEST 0 > +#define CMDQ_THR_PRIO_1 1 > +#define CMDQ_THR_PRIO_2 2 > +#define CMDQ_THR_PRIO_3 3 > +#define CMDQ_THR_PRIO_4 4 > +#define CMDQ_THR_PRIO_5 5 > +#define CMDQ_THR_PRIO_6 6 > +#define CMDQ_THR_PRIO_HIGHEST 7 > + > +/* GCE subsys table */ > +#define SUBSYS_1300XXXX 0 > +#define SUBSYS_1400XXXX 1 > +#define SUBSYS_1401XXXX 2 > +#define SUBSYS_1402XXXX 3 > +#define SUBSYS_1502XXXX 4 > +#define SUBSYS_1880XXXX 5 > +#define SUBSYS_1881XXXX 6 > +#define SUBSYS_1882XXXX 7 > +#define SUBSYS_1883XXXX 8 > +#define SUBSYS_1884XXXX 9 > +#define SUBSYS_1000XXXX 10 > +#define SUBSYS_1001XXXX 11 > +#define SUBSYS_1002XXXX 12 > +#define SUBSYS_1003XXXX 13 > +#define SUBSYS_1004XXXX 14 > +#define SUBSYS_1005XXXX 15 > +#define SUBSYS_1020XXXX 16 > +#define SUBSYS_1028XXXX 17 > +#define SUBSYS_1700XXXX 18 > +#define SUBSYS_1701XXXX 19 > +#define SUBSYS_1702XXXX 20 > +#define SUBSYS_1703XXXX 21 > +#define SUBSYS_1800XXXX 22 > +#define SUBSYS_1801XXXX 23 > +#define SUBSYS_1802XXXX 24 > +#define SUBSYS_1804XXXX 25 > +#define SUBSYS_1805XXXX 26 > +#define SUBSYS_1808XXXX 27 > +#define SUBSYS_180aXXXX 28 > +#define SUBSYS_180bXXXX 29 > +#define CMDQ_SUBSYS_OFF 32 > + > +/* GCE hardware events */ > +#define CMDQ_EVENT_DISP_RDMA0_SOF 0 > +#define CMDQ_EVENT_DISP_RDMA1_SOF 1 > +#define CMDQ_EVENT_MDP_RDMA0_SOF 2 > +#define CMDQ_EVENT_MDP_RDMA1_SOF 3 > +#define CMDQ_EVENT_MDP_RSZ0_SOF 4 > +#define CMDQ_EVENT_MDP_RSZ1_SOF 5 > +#define CMDQ_EVENT_MDP_TDSHP_SOF 6 > +#define CMDQ_EVENT_MDP_WROT0_SOF 7 > +#define CMDQ_EVENT_MDP_WROT1_SOF 8 > +#define CMDQ_EVENT_DISP_OVL0_SOF 9 > +#define CMDQ_EVENT_DISP_2L_OVL0_SOF 10 > +#define CMDQ_EVENT_DISP_2L_OVL1_SOF 11 > +#define CMDQ_EVENT_DISP_WDMA0_SOF 12 > +#define CMDQ_EVENT_DISP_COLOR0_SOF 13 > +#define CMDQ_EVENT_DISP_CCORR0_SOF 14 > +#define CMDQ_EVENT_DISP_AAL0_SOF 15 > +#define CMDQ_EVENT_DISP_GAMMA0_SOF 16 > +#define CMDQ_EVENT_DISP_DITHER0_SOF 17 > +#define CMDQ_EVENT_DISP_PWM0_SOF 18 > +#define CMDQ_EVENT_DISP_DSI0_SOF 19 > +#define CMDQ_EVENT_DISP_DPI0_SOF 20 > +#define CMDQ_EVENT_DISP_POSTMASK0_SOF 21 > +#define CMDQ_EVENT_DISP_RSZ0_SOF 22 > +#define CMDQ_EVENT_MDP_AAL_SOF 23 > +#define CMDQ_EVENT_MDP_CCORR_SOF 24 > +#define CMDQ_EVENT_DISP_DBI0_SOF 25 > +#define CMDQ_EVENT_ISP_RELAY_SOF 26 > +#define CMDQ_EVENT_IPU_RELAY_SOF 27 > +#define CMDQ_EVENT_DISP_RDMA0_EOF 28 > +#define CMDQ_EVENT_DISP_RDMA1_EOF 29 > +#define CMDQ_EVENT_MDP_RDMA0_EOF 30 > +#define CMDQ_EVENT_MDP_RDMA1_EOF 31 > +#define CMDQ_EVENT_MDP_RSZ0_EOF 32 > +#define CMDQ_EVENT_MDP_RSZ1_EOF 33 > +#define CMDQ_EVENT_MDP_TDSHP_EOF 34 > +#define CMDQ_EVENT_MDP_WROT0_W_EOF 35 > +#define CMDQ_EVENT_MDP_WROT1_W_EOF 36 > +#define CMDQ_EVENT_DISP_OVL0_EOF 37 > +#define CMDQ_EVENT_DISP_2L_OVL0_EOF 38 > +#define CMDQ_EVENT_DISP_2L_OVL1_EOF 39 > +#define CMDQ_EVENT_DISP_WDMA0_EOF 40 > +#define CMDQ_EVENT_DISP_COLOR0_EOF 41 > +#define CMDQ_EVENT_DISP_CCORR0_EOF 42 > +#define CMDQ_EVENT_DISP_AAL0_EOF 43 > +#define CMDQ_EVENT_DISP_GAMMA0_EOF 44 > +#define CMDQ_EVENT_DISP_DITHER0_EOF 45 > +#define CMDQ_EVENT_DISP_DSI0_EOF 46 > +#define CMDQ_EVENT_DISP_DPI0_EOF 47 > +#define CMDQ_EVENT_DISP_RSZ0_EOF 49 > +#define CMDQ_EVENT_MDP_AAL_FRAME_DONE 50 > +#define CMDQ_EVENT_MDP_CCORR_FRAME_DONE 51 > +#define CMDQ_EVENT_DISP_POSTMASK0_FRAME_DONE 52 > +#define CMDQ_EVENT_MUTEX0_STREAM_EOF 130 > +#define CMDQ_EVENT_MUTEX1_STREAM_EOF 131 > +#define CMDQ_EVENT_MUTEX2_STREAM_EOF 132 > +#define CMDQ_EVENT_MUTEX3_STREAM_EOF 133 > +#define CMDQ_EVENT_MUTEX4_STREAM_EOF 134 > +#define CMDQ_EVENT_MUTEX5_STREAM_EOF 135 > +#define CMDQ_EVENT_MUTEX6_STREAM_EOF 136 > +#define CMDQ_EVENT_MUTEX7_STREAM_EOF 137 > +#define CMDQ_EVENT_MUTEX8_STREAM_EOF 138 > +#define CMDQ_EVENT_MUTEX9_STREAM_EOF 139 > +#define CMDQ_EVENT_MUTEX10_STREAM_EOF 140 > +#define CMDQ_EVENT_MUTEX11_STREAM_EOF 141 > +#define CMDQ_EVENT_DISP_RDMA0_UNDERRUN 142 > +#define CMDQ_EVENT_DISP_RDMA1_UNDERRUN 143 > +#define CMDQ_EVENT_DISP_RDMA2_UNDERRUN 144 > +#define CMDQ_EVENT_DISP_RDMA3_UNDERRUN 145 > +#define CMDQ_EVENT_DSI0_TE 146 > +#define CMDQ_EVENT_DSI0_IRQ_EVENT 147 > +#define CMDQ_EVENT_DSI0_DONE_EVENT 148 > +#define CMDQ_EVENT_DISP_POSTMASK0_RST_DONE 150 > +#define CMDQ_EVENT_DISP_WDMA0_RST_DONE 151 > +#define CMDQ_EVENT_MDP_WROT0_RST_DONE 153 > +#define CMDQ_EVENT_MDP_RDMA0_RST_DONE 154 > +#define CMDQ_EVENT_DISP_OVL0_RST_DONE 155 > +#define CMDQ_EVENT_DISP_OVL0_2L_RST_DONE 156 > +#define CMDQ_EVENT_DISP_OVL1_2L_RST_DONE 157 > +#define CMDQ_EVENT_DIP_CQ_THREAD0_EOF 257 > +#define CMDQ_EVENT_DIP_CQ_THREAD1_EOF 258 > +#define CMDQ_EVENT_DIP_CQ_THREAD2_EOF 259 > +#define CMDQ_EVENT_DIP_CQ_THREAD3_EOF 260 > +#define CMDQ_EVENT_DIP_CQ_THREAD4_EOF 261 > +#define CMDQ_EVENT_DIP_CQ_THREAD5_EOF 262 > +#define CMDQ_EVENT_DIP_CQ_THREAD6_EOF 263 > +#define CMDQ_EVENT_DIP_CQ_THREAD7_EOF 264 > +#define CMDQ_EVENT_DIP_CQ_THREAD8_EOF 265 > +#define CMDQ_EVENT_DIP_CQ_THREAD9_EOF 266 > +#define CMDQ_EVENT_DIP_CQ_THREAD10_EOF 267 > +#define CMDQ_EVENT_DIP_CQ_THREAD11_EOF 268 > +#define CMDQ_EVENT_DIP_CQ_THREAD12_EOF 269 > +#define CMDQ_EVENT_DIP_CQ_THREAD13_EOF 270 > +#define CMDQ_EVENT_DIP_CQ_THREAD14_EOF 271 > +#define CMDQ_EVENT_DIP_CQ_THREAD15_EOF 272 > +#define CMDQ_EVENT_DIP_CQ_THREAD16_EOF 273 > +#define CMDQ_EVENT_DIP_CQ_THREAD17_EOF 274 > +#define CMDQ_EVENT_DIP_CQ_THREAD18_EOF 275 > +#define CMDQ_EVENT_DIP_DMA_ERR_EVENT 276 > +#define CMDQ_EVENT_AMD_FRAME_DONE 277 > +#define CMDQ_EVENT_MFB_DONE 278 > +#define CMDQ_EVENT_WPE_A_EOF 279 > +#define CMDQ_EVENT_VENC_EOF 289 > +#define CMDQ_EVENT_VENC_CMDQ_PAUSE_DONE 290 > +#define CMDQ_EVENT_JPEG_ENC_EOF 291 > +#define CMDQ_EVENT_VENC_MB_DONE 292 > +#define CMDQ_EVENT_VENC_128BYTE_CNT_DONE 293 > +#define CMDQ_EVENT_ISP_FRAME_DONE_A 321 > +#define CMDQ_EVENT_ISP_FRAME_DONE_B 322 > +#define CMDQ_EVENT_ISP_FRAME_DONE_C 323 > +#define CMDQ_EVENT_ISP_CAMSV_0_PASS1_DONE 324 > +#define CMDQ_EVENT_ISP_CAMSV_0_2_PASS1_DONE 325 > +#define CMDQ_EVENT_ISP_CAMSV_1_PASS1_DONE 326 > +#define CMDQ_EVENT_ISP_CAMSV_2_PASS1_DONE 327 > +#define CMDQ_EVENT_ISP_CAMSV_3_PASS1_DONE 328 > +#define CMDQ_EVENT_ISP_TSF_DONE 329 > +#define CMDQ_EVENT_SENINF_0_FIFO_FULL 330 > +#define CMDQ_EVENT_SENINF_1_FIFO_FULL 331 > +#define CMDQ_EVENT_SENINF_2_FIFO_FULL 332 > +#define CMDQ_EVENT_SENINF_3_FIFO_FULL 333 > +#define CMDQ_EVENT_SENINF_4_FIFO_FULL 334 > +#define CMDQ_EVENT_SENINF_5_FIFO_FULL 335 > +#define CMDQ_EVENT_SENINF_6_FIFO_FULL 336 > +#define CMDQ_EVENT_SENINF_7_FIFO_FULL 337 > +#define CMDQ_EVENT_TG_OVRUN_A_INT_DLY 338 > +#define CMDQ_EVENT_TG_OVRUN_B_INT_DLY 339 > +#define CMDQ_EVENT_TG_OVRUN_C_INT 340 > +#define CMDQ_EVENT_TG_GRABERR_A_INT_DLY 341 > +#define CMDQ_EVENT_TG_GRABERR_B_INT_DLY 342 > +#define CMDQ_EVENT_TG_GRABERR_C_INT 343 > +#define CMDQ_EVENT_CQ_VR_SNAP_A_INT_DLY 344 > +#define CMDQ_EVENT_CQ_VR_SNAP_B_INT_DLY 345 > +#define CMDQ_EVENT_CQ_VR_SNAP_C_INT 346 > +#define CMDQ_EVENT_DMA_R1_ERROR_A_INT_DLY 347 > +#define CMDQ_EVENT_DMA_R1_ERROR_B_INT_DLY 348 > +#define CMDQ_EVENT_DMA_R1_ERROR_C_INT 349 > +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_0 353 > +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_1 354 > +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_2 355 > +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_3 356 > +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_0 385 > +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_1 386 > +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_2 387 > +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_3 388 > +#define CMDQ_EVENT_VDEC_EVENT_0 416 > +#define CMDQ_EVENT_VDEC_EVENT_1 417 > +#define CMDQ_EVENT_VDEC_EVENT_2 418 > +#define CMDQ_EVENT_VDEC_EVENT_3 419 > +#define CMDQ_EVENT_VDEC_EVENT_4 420 > +#define CMDQ_EVENT_VDEC_EVENT_5 421 > +#define CMDQ_EVENT_VDEC_EVENT_6 422 > +#define CMDQ_EVENT_VDEC_EVENT_7 423 > +#define CMDQ_EVENT_VDEC_EVENT_8 424 > +#define CMDQ_EVENT_VDEC_EVENT_9 425 > +#define CMDQ_EVENT_VDEC_EVENT_10 426 > +#define CMDQ_EVENT_VDEC_EVENT_11 427 > +#define CMDQ_EVENT_VDEC_EVENT_12 428 > +#define CMDQ_EVENT_VDEC_EVENT_13 429 > +#define CMDQ_EVENT_VDEC_EVENT_14 430 > +#define CMDQ_EVENT_VDEC_EVENT_15 431 > +#define CMDQ_EVENT_FDVT_DONE 449 > +#define CMDQ_EVENT_FE_DONE 450 > +#define CMDQ_EVENT_RSC_EOF 451 > +#define CMDQ_EVENT_DVS_DONE_ASYNC_SHOT 452 > +#define CMDQ_EVENT_DVP_DONE_ASYNC_SHOT 453 > +#define CMDQ_EVENT_DSI0_TE_INFRA 898 > + > +#endif _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.6 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3F18EC3F2D3 for ; Fri, 28 Feb 2020 15:26:44 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id F41ED2469F for ; Fri, 28 Feb 2020 15:26:43 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="kO8KGFbd" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726951AbgB1P0n (ORCPT ); Fri, 28 Feb 2020 10:26:43 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:39746 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727028AbgB1P0n (ORCPT ); Fri, 28 Feb 2020 10:26:43 -0500 X-UUID: be07efdc05b74e26b49ba27ae0667021-20200228 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=ViFwYC5Iuqie3+fCE6e5hR8JCYBaGd+fxv9YzMHIe9k=; b=kO8KGFbdXc/sDMi4/XtJsxK1b8o1aEnENeM4ekWQxb2K+w/ay6qd5wMGTfe74r+Oqy4yacxT8+wXdEWSxI0uMXK3jqhjtkhPa4CanTxh1x5XbsgWHvi/xrm1kN8Ghbd6/6j/W1yacxYubC82zwRX0EcBv9yY1wGkujYiNgsCkUM=; X-UUID: be07efdc05b74e26b49ba27ae0667021-20200228 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 276041999; Fri, 28 Feb 2020 23:26:34 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 28 Feb 2020 23:25:35 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 28 Feb 2020 23:26:15 +0800 Message-ID: <1582903592.14824.17.camel@mtksdaap41> Subject: Re: [PATCH v3 01/13] dt-binding: gce: add gce header file for mt6779 From: CK Hu To: Dennis YC Hsieh CC: Rob Herring , Matthias Brugger , Jassi Brar , , , , , Bibby Hsieh , Houlong Wei , , , "Ming-Fan Chen" Date: Fri, 28 Feb 2020 23:26:32 +0800 In-Reply-To: <1582897461-15105-3-git-send-email-dennis-yc.hsieh@mediatek.com> References: <1582897461-15105-1-git-send-email-dennis-yc.hsieh@mediatek.com> <1582897461-15105-3-git-send-email-dennis-yc.hsieh@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 1861E905388C3C948D591E272C14597B41A6A63496B7A535F6D18F07C7724FCF2000:8 X-MTK: N Content-Transfer-Encoding: base64 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org SGksIERlbm5pczoNCg0KT24gRnJpLCAyMDIwLTAyLTI4IGF0IDIxOjQ0ICswODAwLCBEZW5uaXMg WUMgSHNpZWggd3JvdGU6DQo+IEFkZCBkb2N1bWVudGF0aW9uIGZvciB0aGUgbXQ2Nzc5IGdjZS4N Cj4gDQo+IEFkZCBnY2UgaGVhZGVyIGZpbGUgZGVmaW5lZCB0aGUgZ2NlIGhhcmR3YXJlIGV2ZW50 LA0KPiBzdWJzeXMgbnVtYmVyIGFuZCBjb25zdGFudCBmb3IgbXQ2Nzc5Lg0KPiANCg0KUmV2aWV3 ZWQtYnk6IENLIEh1IDxjay5odUBtZWRpYXRlay5jb20+DQoNCj4gU2lnbmVkLW9mZi1ieTogRGVu bmlzIFlDIEhzaWVoIDxkZW5uaXMteWMuaHNpZWhAbWVkaWF0ZWsuY29tPg0KPiAtLS0NCj4gIC4u Li9kZXZpY2V0cmVlL2JpbmRpbmdzL21haWxib3gvbXRrLWdjZS50eHQgICB8ICAgOCArLQ0KPiAg aW5jbHVkZS9kdC1iaW5kaW5ncy9nY2UvbXQ2Nzc5LWdjZS5oICAgICAgICAgIHwgMjIyICsrKysr KysrKysrKysrKysrKw0KPiAgMiBmaWxlcyBjaGFuZ2VkLCAyMjcgaW5zZXJ0aW9ucygrKSwgMyBk ZWxldGlvbnMoLSkNCj4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBpbmNsdWRlL2R0LWJpbmRpbmdzL2dj ZS9tdDY3NzktZ2NlLmgNCj4gDQo+IGRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRy ZWUvYmluZGluZ3MvbWFpbGJveC9tdGstZ2NlLnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJl ZS9iaW5kaW5ncy9tYWlsYm94L210ay1nY2UudHh0DQo+IGluZGV4IDdiMTM3ODdhYjEzZC4uODJj MGE4M2ZlZDA5IDEwMDY0NA0KPiAtLS0gYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGlu Z3MvbWFpbGJveC9tdGstZ2NlLnR4dA0KPiArKysgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUv YmluZGluZ3MvbWFpbGJveC9tdGstZ2NlLnR4dA0KPiBAQCAtOSw3ICs5LDggQEAgQ01EUSBkcml2 ZXIgdXNlcyBtYWlsYm94IGZyYW1ld29yayBmb3IgY29tbXVuaWNhdGlvbi4gUGxlYXNlIHJlZmVy IHRvDQo+ICBtYWlsYm94LnR4dCBmb3IgZ2VuZXJpYyBpbmZvcm1hdGlvbiBhYm91dCBtYWlsYm94 IGRldmljZS10cmVlIGJpbmRpbmdzLg0KPiAgDQo+ICBSZXF1aXJlZCBwcm9wZXJ0aWVzOg0KPiAt LSBjb21wYXRpYmxlOiBjYW4gYmUgIm1lZGlhdGVrLG10ODE3My1nY2UiIG9yICJtZWRpYXRlayxt dDgxODMtZ2NlIg0KPiArLSBjb21wYXRpYmxlOiBjYW4gYmUgIm1lZGlhdGVrLG10ODE3My1nY2Ui LCAibWVkaWF0ZWssbXQ4MTgzLWdjZSIgb3INCj4gKyAgIm1lZGlhdGVrLG10Njc3OS1nY2UiLg0K PiAgLSByZWc6IEFkZHJlc3MgcmFuZ2Ugb2YgdGhlIEdDRSB1bml0DQo+ICAtIGludGVycnVwdHM6 IFRoZSBpbnRlcnJ1cHQgc2lnbmFsIGZyb20gdGhlIEdDRSBibG9jaw0KPiAgLSBjbG9jazogQ2xv Y2tzIGFjY29yZGluZyB0byB0aGUgY29tbW9uIGNsb2NrIGJpbmRpbmcNCj4gQEAgLTM2LDggKzM3 LDkgQEAgT3B0aW9uYWwgcHJvcGVydGllcyBmb3IgYSBjbGllbnQgZGV2aWNlOg0KPiAgICBzdGFy dF9vZmZzZXQ6IHRoZSBzdGFydCBvZmZzZXQgb2YgcmVnaXN0ZXIgYWRkcmVzcyB0aGF0IEdDRSBj YW4gYWNjZXNzLg0KPiAgICBzaXplOiB0aGUgdG90YWwgc2l6ZSBvZiByZWdpc3RlciBhZGRyZXNz IHRoYXQgR0NFIGNhbiBhY2Nlc3MuDQo+ICANCj4gLVNvbWUgdmF1bGVzIG9mIHByb3BlcnRpZXMg YXJlIGRlZmluZWQgaW4gJ2R0LWJpbmRpbmdzL2djZS9tdDgxNzMtZ2NlLmgnDQo+IC1vciAnZHQt YmluZGluZy9nY2UvbXQ4MTgzLWdjZS5oJy4gU3VjaCBhcyBzdWItc3lzdGVtIGlkcywgdGhyZWFk IHByaW9yaXR5LCBldmVudCBpZHMuDQo+ICtTb21lIHZhdWxlcyBvZiBwcm9wZXJ0aWVzIGFyZSBk ZWZpbmVkIGluICdkdC1iaW5kaW5ncy9nY2UvbXQ4MTczLWdjZS5oJywNCj4gKydkdC1iaW5kaW5n L2djZS9tdDgxODMtZ2NlLmgnIG9yICdkdC1iaW5kaW5ncy9nY2UvbXQ2Nzc5LWdjZS5oJy4gU3Vj aCBhcw0KPiArc3ViLXN5c3RlbSBpZHMsIHRocmVhZCBwcmlvcml0eSwgZXZlbnQgaWRzLg0KPiAg DQo+ICBFeGFtcGxlOg0KPiAgDQo+IGRpZmYgLS1naXQgYS9pbmNsdWRlL2R0LWJpbmRpbmdzL2dj ZS9tdDY3NzktZ2NlLmggYi9pbmNsdWRlL2R0LWJpbmRpbmdzL2djZS9tdDY3NzktZ2NlLmgNCj4g bmV3IGZpbGUgbW9kZSAxMDA2NDQNCj4gaW5kZXggMDAwMDAwMDAwMDAwLi4wNjEwMTMxNmFjZTQN Cj4gLS0tIC9kZXYvbnVsbA0KPiArKysgYi9pbmNsdWRlL2R0LWJpbmRpbmdzL2djZS9tdDY3Nzkt Z2NlLmgNCj4gQEAgLTAsMCArMSwyMjIgQEANCj4gKy8qIFNQRFgtTGljZW5zZS1JZGVudGlmaWVy OiBHUEwtMi4wICovDQo+ICsvKg0KPiArICogQ29weXJpZ2h0IChjKSAyMDE5IE1lZGlhVGVrIElu Yy4NCj4gKyAqIEF1dGhvcjogRGVubmlzLVlDIEhzaWVoIDxkZW5uaXMteWMuaHNpZWhAbWVkaWF0 ZWsuY29tPg0KPiArICovDQo+ICsNCj4gKyNpZm5kZWYgX0RUX0JJTkRJTkdTX0dDRV9NVDY3Nzlf SA0KPiArI2RlZmluZSBfRFRfQklORElOR1NfR0NFX01UNjc3OV9IDQo+ICsNCj4gKyNkZWZpbmUg Q01EUV9OT19USU1FT1VUCQkweGZmZmZmZmZmDQo+ICsNCj4gKy8qIEdDRSBIVyB0aHJlYWQgcHJp b3JpdHkgKi8NCj4gKyNkZWZpbmUgQ01EUV9USFJfUFJJT19MT1dFU1QJMA0KPiArI2RlZmluZSBD TURRX1RIUl9QUklPXzEJCTENCj4gKyNkZWZpbmUgQ01EUV9USFJfUFJJT18yCQkyDQo+ICsjZGVm aW5lIENNRFFfVEhSX1BSSU9fMwkJMw0KPiArI2RlZmluZSBDTURRX1RIUl9QUklPXzQJCTQNCj4g KyNkZWZpbmUgQ01EUV9USFJfUFJJT181CQk1DQo+ICsjZGVmaW5lIENNRFFfVEhSX1BSSU9fNgkJ Ng0KPiArI2RlZmluZSBDTURRX1RIUl9QUklPX0hJR0hFU1QJNw0KPiArDQo+ICsvKiBHQ0Ugc3Vi c3lzIHRhYmxlICovDQo+ICsjZGVmaW5lIFNVQlNZU18xMzAwWFhYWAkJMA0KPiArI2RlZmluZSBT VUJTWVNfMTQwMFhYWFgJCTENCj4gKyNkZWZpbmUgU1VCU1lTXzE0MDFYWFhYCQkyDQo+ICsjZGVm aW5lIFNVQlNZU18xNDAyWFhYWAkJMw0KPiArI2RlZmluZSBTVUJTWVNfMTUwMlhYWFgJCTQNCj4g KyNkZWZpbmUgU1VCU1lTXzE4ODBYWFhYCQk1DQo+ICsjZGVmaW5lIFNVQlNZU18xODgxWFhYWAkJ Ng0KPiArI2RlZmluZSBTVUJTWVNfMTg4MlhYWFgJCTcNCj4gKyNkZWZpbmUgU1VCU1lTXzE4ODNY WFhYCQk4DQo+ICsjZGVmaW5lIFNVQlNZU18xODg0WFhYWAkJOQ0KPiArI2RlZmluZSBTVUJTWVNf MTAwMFhYWFgJCTEwDQo+ICsjZGVmaW5lIFNVQlNZU18xMDAxWFhYWAkJMTENCj4gKyNkZWZpbmUg U1VCU1lTXzEwMDJYWFhYCQkxMg0KPiArI2RlZmluZSBTVUJTWVNfMTAwM1hYWFgJCTEzDQo+ICsj ZGVmaW5lIFNVQlNZU18xMDA0WFhYWAkJMTQNCj4gKyNkZWZpbmUgU1VCU1lTXzEwMDVYWFhYCQkx NQ0KPiArI2RlZmluZSBTVUJTWVNfMTAyMFhYWFgJCTE2DQo+ICsjZGVmaW5lIFNVQlNZU18xMDI4 WFhYWAkJMTcNCj4gKyNkZWZpbmUgU1VCU1lTXzE3MDBYWFhYCQkxOA0KPiArI2RlZmluZSBTVUJT WVNfMTcwMVhYWFgJCTE5DQo+ICsjZGVmaW5lIFNVQlNZU18xNzAyWFhYWAkJMjANCj4gKyNkZWZp bmUgU1VCU1lTXzE3MDNYWFhYCQkyMQ0KPiArI2RlZmluZSBTVUJTWVNfMTgwMFhYWFgJCTIyDQo+ ICsjZGVmaW5lIFNVQlNZU18xODAxWFhYWAkJMjMNCj4gKyNkZWZpbmUgU1VCU1lTXzE4MDJYWFhY CQkyNA0KPiArI2RlZmluZSBTVUJTWVNfMTgwNFhYWFgJCTI1DQo+ICsjZGVmaW5lIFNVQlNZU18x ODA1WFhYWAkJMjYNCj4gKyNkZWZpbmUgU1VCU1lTXzE4MDhYWFhYCQkyNw0KPiArI2RlZmluZSBT VUJTWVNfMTgwYVhYWFgJCTI4DQo+ICsjZGVmaW5lIFNVQlNZU18xODBiWFhYWAkJMjkNCj4gKyNk ZWZpbmUgQ01EUV9TVUJTWVNfT0ZGCQkzMg0KPiArDQo+ICsvKiBHQ0UgaGFyZHdhcmUgZXZlbnRz ICovDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9SRE1BMF9TT0YJCTANCj4gKyNkZWZpbmUg Q01EUV9FVkVOVF9ESVNQX1JETUExX1NPRgkJMQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX01EUF9S RE1BMF9TT0YJCTINCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfUkRNQTFfU09GCQkzDQo+ICsj ZGVmaW5lIENNRFFfRVZFTlRfTURQX1JTWjBfU09GCQkJNA0KPiArI2RlZmluZSBDTURRX0VWRU5U X01EUF9SU1oxX1NPRgkJCTUNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfVERTSFBfU09GCQk2 DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfTURQX1dST1QwX1NPRgkJNw0KPiArI2RlZmluZSBDTURR X0VWRU5UX01EUF9XUk9UMV9TT0YJCTgNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX09WTDBf U09GCQk5DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElTUF8yTF9PVkwwX1NPRgkJMTANCj4gKyNk ZWZpbmUgQ01EUV9FVkVOVF9ESVNQXzJMX09WTDFfU09GCQkxMQ0KPiArI2RlZmluZSBDTURRX0VW RU5UX0RJU1BfV0RNQTBfU09GCQkxMg0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfQ09MT1Iw X1NPRgkJMTMNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX0NDT1JSMF9TT0YJCTE0DQo+ICsj ZGVmaW5lIENNRFFfRVZFTlRfRElTUF9BQUwwX1NPRgkJMTUNCj4gKyNkZWZpbmUgQ01EUV9FVkVO VF9ESVNQX0dBTU1BMF9TT0YJCTE2DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9ESVRIRVIw X1NPRgkJMTcNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX1BXTTBfU09GCQkxOA0KPiArI2Rl ZmluZSBDTURRX0VWRU5UX0RJU1BfRFNJMF9TT0YJCTE5DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRf RElTUF9EUEkwX1NPRgkJMjANCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX1BPU1RNQVNLMF9T T0YJCTIxDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9SU1owX1NPRgkJMjINCj4gKyNkZWZp bmUgQ01EUV9FVkVOVF9NRFBfQUFMX1NPRgkJCTIzDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfTURQ X0NDT1JSX1NPRgkJMjQNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX0RCSTBfU09GCQkyNQ0K PiArI2RlZmluZSBDTURRX0VWRU5UX0lTUF9SRUxBWV9TT0YJCTI2DQo+ICsjZGVmaW5lIENNRFFf RVZFTlRfSVBVX1JFTEFZX1NPRgkJMjcNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX1JETUEw X0VPRgkJMjgNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX1JETUExX0VPRgkJMjkNCj4gKyNk ZWZpbmUgQ01EUV9FVkVOVF9NRFBfUkRNQTBfRU9GCQkzMA0KPiArI2RlZmluZSBDTURRX0VWRU5U X01EUF9SRE1BMV9FT0YJCTMxDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfTURQX1JTWjBfRU9GCQkJ MzINCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfUlNaMV9FT0YJCQkzMw0KPiArI2RlZmluZSBD TURRX0VWRU5UX01EUF9URFNIUF9FT0YJCTM0DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfTURQX1dS T1QwX1dfRU9GCQkzNQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX01EUF9XUk9UMV9XX0VPRgkJMzYN Cj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX09WTDBfRU9GCQkzNw0KPiArI2RlZmluZSBDTURR X0VWRU5UX0RJU1BfMkxfT1ZMMF9FT0YJCTM4DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElTUF8y TF9PVkwxX0VPRgkJMzkNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX1dETUEwX0VPRgkJNDAN Cj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX0NPTE9SMF9FT0YJCTQxDQo+ICsjZGVmaW5lIENN RFFfRVZFTlRfRElTUF9DQ09SUjBfRU9GCQk0Mg0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RJU1Bf QUFMMF9FT0YJCTQzDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9HQU1NQTBfRU9GCQk0NA0K PiArI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfRElUSEVSMF9FT0YJCTQ1DQo+ICsjZGVmaW5lIENN RFFfRVZFTlRfRElTUF9EU0kwX0VPRgkJNDYNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX0RQ STBfRU9GCQk0Nw0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfUlNaMF9FT0YJCTQ5DQo+ICsj ZGVmaW5lIENNRFFfRVZFTlRfTURQX0FBTF9GUkFNRV9ET05FCQk1MA0KPiArI2RlZmluZSBDTURR X0VWRU5UX01EUF9DQ09SUl9GUkFNRV9ET05FCQk1MQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RJ U1BfUE9TVE1BU0swX0ZSQU1FX0RPTkUJNTINCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9NVVRFWDBf U1RSRUFNX0VPRgkJMTMwDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfTVVURVgxX1NUUkVBTV9FT0YJ CTEzMQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX01VVEVYMl9TVFJFQU1fRU9GCQkxMzINCj4gKyNk ZWZpbmUgQ01EUV9FVkVOVF9NVVRFWDNfU1RSRUFNX0VPRgkJMTMzDQo+ICsjZGVmaW5lIENNRFFf RVZFTlRfTVVURVg0X1NUUkVBTV9FT0YJCTEzNA0KPiArI2RlZmluZSBDTURRX0VWRU5UX01VVEVY NV9TVFJFQU1fRU9GCQkxMzUNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9NVVRFWDZfU1RSRUFNX0VP RgkJMTM2DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfTVVURVg3X1NUUkVBTV9FT0YJCTEzNw0KPiAr I2RlZmluZSBDTURRX0VWRU5UX01VVEVYOF9TVFJFQU1fRU9GCQkxMzgNCj4gKyNkZWZpbmUgQ01E UV9FVkVOVF9NVVRFWDlfU1RSRUFNX0VPRgkJMTM5DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfTVVU RVgxMF9TVFJFQU1fRU9GCQkxNDANCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9NVVRFWDExX1NUUkVB TV9FT0YJCTE0MQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfUkRNQTBfVU5ERVJSVU4JCTE0 Mg0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfUkRNQTFfVU5ERVJSVU4JCTE0Mw0KPiArI2Rl ZmluZSBDTURRX0VWRU5UX0RJU1BfUkRNQTJfVU5ERVJSVU4JCTE0NA0KPiArI2RlZmluZSBDTURR X0VWRU5UX0RJU1BfUkRNQTNfVU5ERVJSVU4JCTE0NQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RT STBfVEUJCQkxNDYNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9EU0kwX0lSUV9FVkVOVAkJMTQ3DQo+ ICsjZGVmaW5lIENNRFFfRVZFTlRfRFNJMF9ET05FX0VWRU5UCQkxNDgNCj4gKyNkZWZpbmUgQ01E UV9FVkVOVF9ESVNQX1BPU1RNQVNLMF9SU1RfRE9ORQkxNTANCj4gKyNkZWZpbmUgQ01EUV9FVkVO VF9ESVNQX1dETUEwX1JTVF9ET05FCQkxNTENCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfV1JP VDBfUlNUX0RPTkUJCTE1Mw0KPiArI2RlZmluZSBDTURRX0VWRU5UX01EUF9SRE1BMF9SU1RfRE9O RQkJMTU0DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9PVkwwX1JTVF9ET05FCQkxNTUNCj4g KyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX09WTDBfMkxfUlNUX0RPTkUJMTU2DQo+ICsjZGVmaW5l IENNRFFfRVZFTlRfRElTUF9PVkwxXzJMX1JTVF9ET05FCTE1Nw0KPiArI2RlZmluZSBDTURRX0VW RU5UX0RJUF9DUV9USFJFQUQwX0VPRgkJMjU3DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElQX0NR X1RIUkVBRDFfRU9GCQkyNTgNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVBfQ1FfVEhSRUFEMl9F T0YJCTI1OQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RJUF9DUV9USFJFQUQzX0VPRgkJMjYwDQo+ ICsjZGVmaW5lIENNRFFfRVZFTlRfRElQX0NRX1RIUkVBRDRfRU9GCQkyNjENCj4gKyNkZWZpbmUg Q01EUV9FVkVOVF9ESVBfQ1FfVEhSRUFENV9FT0YJCTI2Mg0KPiArI2RlZmluZSBDTURRX0VWRU5U X0RJUF9DUV9USFJFQUQ2X0VPRgkJMjYzDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElQX0NRX1RI UkVBRDdfRU9GCQkyNjQNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVBfQ1FfVEhSRUFEOF9FT0YJ CTI2NQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RJUF9DUV9USFJFQUQ5X0VPRgkJMjY2DQo+ICsj ZGVmaW5lIENNRFFfRVZFTlRfRElQX0NRX1RIUkVBRDEwX0VPRgkJMjY3DQo+ICsjZGVmaW5lIENN RFFfRVZFTlRfRElQX0NRX1RIUkVBRDExX0VPRgkJMjY4DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRf RElQX0NRX1RIUkVBRDEyX0VPRgkJMjY5DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElQX0NRX1RI UkVBRDEzX0VPRgkJMjcwDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElQX0NRX1RIUkVBRDE0X0VP RgkJMjcxDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElQX0NRX1RIUkVBRDE1X0VPRgkJMjcyDQo+ ICsjZGVmaW5lIENNRFFfRVZFTlRfRElQX0NRX1RIUkVBRDE2X0VPRgkJMjczDQo+ICsjZGVmaW5l IENNRFFfRVZFTlRfRElQX0NRX1RIUkVBRDE3X0VPRgkJMjc0DQo+ICsjZGVmaW5lIENNRFFfRVZF TlRfRElQX0NRX1RIUkVBRDE4X0VPRgkJMjc1DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfRElQX0RN QV9FUlJfRVZFTlQJCTI3Ng0KPiArI2RlZmluZSBDTURRX0VWRU5UX0FNRF9GUkFNRV9ET05FCQky NzcNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9NRkJfRE9ORQkJCTI3OA0KPiArI2RlZmluZSBDTURR X0VWRU5UX1dQRV9BX0VPRgkJCTI3OQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX1ZFTkNfRU9GCQkJ Mjg5DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfVkVOQ19DTURRX1BBVVNFX0RPTkUJCTI5MA0KPiAr I2RlZmluZSBDTURRX0VWRU5UX0pQRUdfRU5DX0VPRgkJCTI5MQ0KPiArI2RlZmluZSBDTURRX0VW RU5UX1ZFTkNfTUJfRE9ORQkJCTI5Mg0KPiArI2RlZmluZSBDTURRX0VWRU5UX1ZFTkNfMTI4QllU RV9DTlRfRE9ORQkyOTMNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9JU1BfRlJBTUVfRE9ORV9BCQkz MjENCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9JU1BfRlJBTUVfRE9ORV9CCQkzMjINCj4gKyNkZWZp bmUgQ01EUV9FVkVOVF9JU1BfRlJBTUVfRE9ORV9DCQkzMjMNCj4gKyNkZWZpbmUgQ01EUV9FVkVO VF9JU1BfQ0FNU1ZfMF9QQVNTMV9ET05FCTMyNA0KPiArI2RlZmluZSBDTURRX0VWRU5UX0lTUF9D QU1TVl8wXzJfUEFTUzFfRE9ORQkzMjUNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9JU1BfQ0FNU1Zf MV9QQVNTMV9ET05FCTMyNg0KPiArI2RlZmluZSBDTURRX0VWRU5UX0lTUF9DQU1TVl8yX1BBU1Mx X0RPTkUJMzI3DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfSVNQX0NBTVNWXzNfUEFTUzFfRE9ORQkz MjgNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9JU1BfVFNGX0RPTkUJCQkzMjkNCj4gKyNkZWZpbmUg Q01EUV9FVkVOVF9TRU5JTkZfMF9GSUZPX0ZVTEwJCTMzMA0KPiArI2RlZmluZSBDTURRX0VWRU5U X1NFTklORl8xX0ZJRk9fRlVMTAkJMzMxDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfU0VOSU5GXzJf RklGT19GVUxMCQkzMzINCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9TRU5JTkZfM19GSUZPX0ZVTEwJ CTMzMw0KPiArI2RlZmluZSBDTURRX0VWRU5UX1NFTklORl80X0ZJRk9fRlVMTAkJMzM0DQo+ICsj ZGVmaW5lIENNRFFfRVZFTlRfU0VOSU5GXzVfRklGT19GVUxMCQkzMzUNCj4gKyNkZWZpbmUgQ01E UV9FVkVOVF9TRU5JTkZfNl9GSUZPX0ZVTEwJCTMzNg0KPiArI2RlZmluZSBDTURRX0VWRU5UX1NF TklORl83X0ZJRk9fRlVMTAkJMzM3DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfVEdfT1ZSVU5fQV9J TlRfRExZCQkzMzgNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9UR19PVlJVTl9CX0lOVF9ETFkJCTMz OQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX1RHX09WUlVOX0NfSU5UCQkzNDANCj4gKyNkZWZpbmUg Q01EUV9FVkVOVF9UR19HUkFCRVJSX0FfSU5UX0RMWQkJMzQxDQo+ICsjZGVmaW5lIENNRFFfRVZF TlRfVEdfR1JBQkVSUl9CX0lOVF9ETFkJCTM0Mg0KPiArI2RlZmluZSBDTURRX0VWRU5UX1RHX0dS QUJFUlJfQ19JTlQJCTM0Mw0KPiArI2RlZmluZSBDTURRX0VWRU5UX0NRX1ZSX1NOQVBfQV9JTlRf RExZCQkzNDQNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9DUV9WUl9TTkFQX0JfSU5UX0RMWQkJMzQ1 DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfQ1FfVlJfU05BUF9DX0lOVAkJMzQ2DQo+ICsjZGVmaW5l IENNRFFfRVZFTlRfRE1BX1IxX0VSUk9SX0FfSU5UX0RMWQkzNDcNCj4gKyNkZWZpbmUgQ01EUV9F VkVOVF9ETUFfUjFfRVJST1JfQl9JTlRfRExZCTM0OA0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RN QV9SMV9FUlJPUl9DX0lOVAkJMzQ5DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfQVBVX0dDRV9DT1JF MF9FVkVOVF8wCTM1Mw0KPiArI2RlZmluZSBDTURRX0VWRU5UX0FQVV9HQ0VfQ09SRTBfRVZFTlRf MQkzNTQNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9BUFVfR0NFX0NPUkUwX0VWRU5UXzIJMzU1DQo+ ICsjZGVmaW5lIENNRFFfRVZFTlRfQVBVX0dDRV9DT1JFMF9FVkVOVF8zCTM1Ng0KPiArI2RlZmlu ZSBDTURRX0VWRU5UX0FQVV9HQ0VfQ09SRTFfRVZFTlRfMAkzODUNCj4gKyNkZWZpbmUgQ01EUV9F VkVOVF9BUFVfR0NFX0NPUkUxX0VWRU5UXzEJMzg2DQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfQVBV X0dDRV9DT1JFMV9FVkVOVF8yCTM4Nw0KPiArI2RlZmluZSBDTURRX0VWRU5UX0FQVV9HQ0VfQ09S RTFfRVZFTlRfMwkzODgNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzAJCQk0MTYN Cj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzEJCQk0MTcNCj4gKyNkZWZpbmUgQ01E UV9FVkVOVF9WREVDX0VWRU5UXzIJCQk0MTgNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VW RU5UXzMJCQk0MTkNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzQJCQk0MjANCj4g KyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzUJCQk0MjENCj4gKyNkZWZpbmUgQ01EUV9F VkVOVF9WREVDX0VWRU5UXzYJCQk0MjINCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5U XzcJCQk0MjMNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzgJCQk0MjQNCj4gKyNk ZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzkJCQk0MjUNCj4gKyNkZWZpbmUgQ01EUV9FVkVO VF9WREVDX0VWRU5UXzEwCQk0MjYNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzEx CQk0MjcNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzEyCQk0MjgNCj4gKyNkZWZp bmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzEzCQk0MjkNCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9W REVDX0VWRU5UXzE0CQk0MzANCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzE1CQk0 MzENCj4gKyNkZWZpbmUgQ01EUV9FVkVOVF9GRFZUX0RPTkUJCQk0NDkNCj4gKyNkZWZpbmUgQ01E UV9FVkVOVF9GRV9ET05FCQkJNDUwDQo+ICsjZGVmaW5lIENNRFFfRVZFTlRfUlNDX0VPRgkJCTQ1 MQ0KPiArI2RlZmluZSBDTURRX0VWRU5UX0RWU19ET05FX0FTWU5DX1NIT1QJCTQ1Mg0KPiArI2Rl ZmluZSBDTURRX0VWRU5UX0RWUF9ET05FX0FTWU5DX1NIT1QJCTQ1Mw0KPiArI2RlZmluZSBDTURR X0VWRU5UX0RTSTBfVEVfSU5GUkEJCTg5OA0KPiArDQo+ICsjZW5kaWYNCg0K