From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.3 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 82BA6C433E1 for ; Fri, 22 May 2020 09:38:08 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5668A207CB for ; Fri, 22 May 2020 09:38:08 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="aeXr6aQx"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="dmWushCp" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5668A207CB Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=rdd0zmK9YroJq8OeZLDPxyl13hbGIymkQ8xYGTkwOvk=; b=aeXr6aQxq8luwh gmnzLiLXRepJTLR7OZWkc8jDhlpG3cNj1XLhdUZJtDdHPpC6xlGwWCnewZS7dIDC8B/t5RcdaWaYO 6tG/YE5YPw/PlUYh/+crXfGheqBqFcDshm/8z5FrvD9+VBGrQQfHqGdICDQTCc0cGoE7QP/ZEaubE Dz7kP46prjiOeBps9StZh5ntM6ZHm3Op4Vm+Bk6M+NBsPuSWDOWP1BdoZ459BZJQKRz73rAuwVlca obBjLsEBjuQZpc+gXOStST/oOGYOyqVbZ7HwPNuvEopboZjPEfr5pCQNme7KFqJcO5xT4AoTItl+2 G6YADTCPnLsqoExxurtg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jc47m-0004WN-WC; Fri, 22 May 2020 09:37:55 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jc47f-0004M9-FE; Fri, 22 May 2020 09:37:49 +0000 X-UUID: 378d75413cd44fa5a6f6a3187e34db12-20200522 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=hepUThaabfGUaHmDa2AneBNj6YVAHDrku45pJkqhJeQ=; b=dmWushCpg647SzPfU4TDBhnnynHvSymCQQWl8GrvjhLPRZ7ulZUayXryH9l+Ipaa30MJ71ypsFqPoYKa+oFRE/tZHPFh+xJM68UHK4DhHFDo3bkcm7JQafK+wVNBCFjCPxgYA0gFkqkNMpuhb2X+4NZG6KKjmOyg7kmlxr8D994=; X-UUID: 378d75413cd44fa5a6f6a3187e34db12-20200522 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 513997193; Fri, 22 May 2020 01:37:25 -0800 Received: from MTKMBS31N1.mediatek.inc (172.27.4.69) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 22 May 2020 02:27:38 -0700 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS31N1.mediatek.inc (172.27.4.69) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 22 May 2020 17:27:36 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 22 May 2020 17:27:34 +0800 Message-ID: <1590139561.8804.390.camel@mhfsdcap03> Subject: Re: [V6, 2/2] media: i2c: dw9768: Add DW9768 VCM driver From: Dongchun Zhu To: Tomasz Figa Date: Fri, 22 May 2020 17:26:01 +0800 In-Reply-To: <20200521195113.GC14214@chromium.org> References: <20200518132731.20855-1-dongchun.zhu@mediatek.com> <20200518132731.20855-3-dongchun.zhu@mediatek.com> <20200521195113.GC14214@chromium.org> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: C375D294F8C3D466CDBF9572F1CDB2C97B12F5CF0762092D09378AB0F1CADBCA2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200522_023747_557658_773EB2C0 X-CRM114-Status: GOOD ( 22.73 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, drinkcat@chromium.org, andriy.shevchenko@linux.intel.com, srv_heupstream@mediatek.com, devicetree@vger.kernel.org, linus.walleij@linaro.org, shengnan.wang@mediatek.com, louis.kuo@mediatek.com, bgolaszewski@baylibre.com, sj.huang@mediatek.com, robh+dt@kernel.org, linux-mediatek@lists.infradead.org, dongchun.zhu@mediatek.com, sakari.ailus@linux.intel.com, matthias.bgg@gmail.com, bingbu.cao@intel.com, mchehab@kernel.org, linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi Tomasz, Thanks for the review. My replies are as below. On Thu, 2020-05-21 at 19:51 +0000, Tomasz Figa wrote: > Hi Dongchun, Sakari, > > On Mon, May 18, 2020 at 09:27:31PM +0800, Dongchun Zhu wrote: > > Add a V4L2 sub-device driver for DW9768 voice coil motor, providing > > control to set the desired focus via IIC serial interface. > > > > Signed-off-by: Dongchun Zhu > > --- > > MAINTAINERS | 1 + > > drivers/media/i2c/Kconfig | 13 ++ > > drivers/media/i2c/Makefile | 1 + > > drivers/media/i2c/dw9768.c | 515 +++++++++++++++++++++++++++++++++++++++++++++ > > 4 files changed, 530 insertions(+) > > create mode 100644 drivers/media/i2c/dw9768.c > [snip] > > +/* > > + * DW9768_AAC_PRESC_REG & DW9768_AAC_TIME_REG determine VCM operation time. > > + * If DW9768_AAC_PRESC_REG is 0x41, and DW9768_AAC_TIME_REG is 0x39, VCM mode > > + * would be AAC3, Operation Time would be 0.70xTvib, that is 8.40ms. > > + */ > > +#define DW9768_MOVE_DELAY_US 8400 > > +#define DW9768_STABLE_TIME_US 20000 > > These times are only valid with the specific settings mentioned in the > comment. If one sets different settings in DT, the driver would apply > incorrect delays. Rather than hardcoded, they should be computed based > on the configured values. > > That said, I wonder if we're not digging too deep now. Sakari, do you > think we could take a step back, remove the optional DT properties and > just support the fixed values for now, so that we can get a basic driver > upstream first without doubling the effort? > Thanks for the reminder. Yes, here DW9768_MOVE_DELAY_US actually represents Operation Time, which is dependent upon board-specific settings that defined in DT. For instance, for one given board, if aac-mode is 2, aac-timing is 0x39, clock-presc is 1, then Operation Time would be 0.70*(6.3ms+57*0.1ms)*1 = 8.4ms. > > + > > +static const char * const dw9768_supply_names[] = { > > + "vin", /* I2C I/O interface power */ > > + "vdd", /* VCM power */ > > +}; > > + > > +/* dw9768 device structure */ > > +struct dw9768 { > > + struct regulator_bulk_data supplies[ARRAY_SIZE(dw9768_supply_names)]; > > + struct v4l2_ctrl_handler ctrls; > > + struct v4l2_ctrl *focus; > > + struct v4l2_subdev sd; > > + > > + u32 aac_mode; > > + u32 aac_timing; > > + u32 clock_dividing_rate; > > + bool aac_mode_control_enable; > > + bool aact_cnt_select_enable; > > + bool clock_dividing_rate_select_enable; > > nit: Separate types from names with just 1 space. > Fixed in next release. > > +}; > > + > > +static inline struct dw9768 *sd_to_dw9768(struct v4l2_subdev *subdev) > > +{ > > + return container_of(subdev, struct dw9768, sd); > > +} > > + > > +struct regval_list { > > + u8 reg_num; > > + u8 value; > > +}; > > + > > +static int dw9768_read_smbus(struct dw9768 *dw9768, unsigned char reg, > > + unsigned char *val) > > +{ > > + struct i2c_client *client = v4l2_get_subdevdata(&dw9768->sd); > > + int ret; > > + > > + ret = i2c_smbus_read_byte_data(client, reg); > > + > > + if (ret < 0) > > + return ret; > > + > > + *val = (unsigned char)ret; > > + > > + return 0; > > +} > > Why do we need this function? Couldn't we just call > i2c_smbus_read_byte_data() directly? > Fixed in next release. > [snip] > > +static int dw9768_probe(struct i2c_client *client) > > +{ > > + struct device *dev = &client->dev; > > + struct dw9768 *dw9768; > > + unsigned int aac_mode_select; > > + unsigned int aac_timing_select; > > + unsigned int clock_dividing_rate_select; > > + unsigned int i; > > + int ret; > > + > > + dw9768 = devm_kzalloc(dev, sizeof(*dw9768), GFP_KERNEL); > > + if (!dw9768) > > + return -ENOMEM; > > + > > + v4l2_i2c_subdev_init(&dw9768->sd, client, &dw9768_ops); > > + dw9768->aac_mode_control_enable = false; > > + dw9768->aact_cnt_select_enable = false; > > + dw9768->clock_dividing_rate_select_enable = false; > > devm_kzalloc() initializes the memory to zero, so no need to set anything > to false explicitly. > Thanks for the reminder. Yes, these parameters shall not be needed to initialized as zeros. > > + > > + /* Optional indication of AAC mode select */ > > + ret = fwnode_property_read_u32(dev_fwnode(dev), "dongwoon,aac-mode", > > + &aac_mode_select); > > + > > + if (!ret) { > > + dw9768->aac_mode_control_enable = true; > > + dw9768->aac_mode = aac_mode_select; > > How about making aac_mode a signed int and assigning -1 by > default? Then we don't need two separate fields in the struct. > Good idea. > > + } > > + > > + /* Optional indication of VCM internal clock dividing rate select */ > > + ret = fwnode_property_read_u32(dev_fwnode(dev), > > + "dongwoon,clock-dividing-rate", > > + &clock_dividing_rate_select); > > + > > + if (!ret) { > > + dw9768->clock_dividing_rate_select_enable = true; > > + dw9768->clock_dividing_rate = clock_dividing_rate_select; > > Ditto. > Got it. > > + } > > + > > + /* Optional indication of AAC Timing */ > > + ret = fwnode_property_read_u32(dev_fwnode(dev), "dongwoon,aac-timing", > > + &aac_timing_select); > > + > > + if (!ret) { > > + dw9768->aact_cnt_select_enable = true; > > + dw9768->aac_timing = aac_timing_select; > > Ditto. > Got it. > > + } > > + > > + for (i = 0; i < ARRAY_SIZE(dw9768_supply_names); i++) > > + dw9768->supplies[i].supply = dw9768_supply_names[i]; > > + > > + ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(dw9768_supply_names), > > + dw9768->supplies); > > + if (ret) { > > + dev_err(dev, "failed to get regulators\n"); > > + return ret; > > + } > > + > > + ret = dw9768_init_controls(dw9768); > > + if (ret) > > + goto entity_cleanup; > > + > > + dw9768->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE; > > + dw9768->sd.internal_ops = &dw9768_int_ops; > > + > > + ret = media_entity_pads_init(&dw9768->sd.entity, 0, NULL); > > + if (ret < 0) > > + goto entity_cleanup; > > + > > + dw9768->sd.entity.function = MEDIA_ENT_F_LENS; > > + > > + pm_runtime_enable(dev); > > + if (!pm_runtime_enabled(dev)) { > > + ret = dw9768_runtime_resume(dev); > > + if (ret < 0) { > > + dev_err(dev, "failed to power on: %d\n", ret); > > + goto entity_cleanup; > > + } > > + } > > + > > + ret = v4l2_async_register_subdev(&dw9768->sd); > > + if (ret < 0) > > + goto entity_cleanup; > > + > > + return 0; > > + > > +entity_cleanup: > > Need to power off if the code above powered on. > Thanks for the reminder. If there is something wrong with runtime PM, actuator is to be powered on via dw9768_runtime_resume() API. When actuator sub-device is powered on completely and async registered successfully, we shall power off it afterwards. > > + v4l2_ctrl_handler_free(&dw9768->ctrls); > > + media_entity_cleanup(&dw9768->sd.entity); > > + return ret; > > +} > > + > > +static int dw9768_remove(struct i2c_client *client) > > +{ > > + struct v4l2_subdev *sd = i2c_get_clientdata(client); > > + struct dw9768 *dw9768 = sd_to_dw9768(sd); > > + > > + pm_runtime_disable(&client->dev); > > First the device must be unregistered from the userspace. Otherwise there > is a race condition that risks the userspace accessing the device while the > deinitialization is happening. > Fixed in next release by adjusting the sequence of unregistering and runtime PM disable. > Best regards, > Tomasz _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.3 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E1A64C433DF for ; Fri, 22 May 2020 09:38:04 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B76FC207CB for ; Fri, 22 May 2020 09:38:04 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="EFeb03bK"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="dmWushCp" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B76FC207CB Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=isPayLKHgAnDEcfEvtk0orGKPPIXsG/2Hh7Q/NAQFok=; b=EFeb03bKX+qopz 3IZeIlgzljY4decC7JuIqGMG1w+Jaj3vMXG2ES9IR5YJC9zNZbz9rJuE2QUvALtjDxEL6ecV0JqCa q/h4BqQ79AEuiJtirYUideS8vIuZsv37MIaj86l349gUJg2akEaCigO5w1li/ve97Rkfl3EHpByj/ ydK5S0tQzElI/qXojB/zkLchIOmwdWG0ZKUA4P5DmcvFmrq2YXxsX/Rkla24g2BnCHEWRLf7NBtVl y/FTTfU3x1sXHIi5PJ9MW7dRH7+Az5iMs0B4bAor3XtaNhVI/pyggjLjh8KQ+lmOwLuuiF0hNpdiF KuR7qLf7+nuAAeynnHVw==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jc47v-0004aT-7J; Fri, 22 May 2020 09:38:03 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jc47f-0004M9-FE; Fri, 22 May 2020 09:37:49 +0000 X-UUID: 378d75413cd44fa5a6f6a3187e34db12-20200522 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=hepUThaabfGUaHmDa2AneBNj6YVAHDrku45pJkqhJeQ=; b=dmWushCpg647SzPfU4TDBhnnynHvSymCQQWl8GrvjhLPRZ7ulZUayXryH9l+Ipaa30MJ71ypsFqPoYKa+oFRE/tZHPFh+xJM68UHK4DhHFDo3bkcm7JQafK+wVNBCFjCPxgYA0gFkqkNMpuhb2X+4NZG6KKjmOyg7kmlxr8D994=; X-UUID: 378d75413cd44fa5a6f6a3187e34db12-20200522 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 513997193; Fri, 22 May 2020 01:37:25 -0800 Received: from MTKMBS31N1.mediatek.inc (172.27.4.69) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 22 May 2020 02:27:38 -0700 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS31N1.mediatek.inc (172.27.4.69) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 22 May 2020 17:27:36 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 22 May 2020 17:27:34 +0800 Message-ID: <1590139561.8804.390.camel@mhfsdcap03> Subject: Re: [V6, 2/2] media: i2c: dw9768: Add DW9768 VCM driver From: Dongchun Zhu To: Tomasz Figa Date: Fri, 22 May 2020 17:26:01 +0800 In-Reply-To: <20200521195113.GC14214@chromium.org> References: <20200518132731.20855-1-dongchun.zhu@mediatek.com> <20200518132731.20855-3-dongchun.zhu@mediatek.com> <20200521195113.GC14214@chromium.org> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: C375D294F8C3D466CDBF9572F1CDB2C97B12F5CF0762092D09378AB0F1CADBCA2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200522_023747_557658_773EB2C0 X-CRM114-Status: GOOD ( 22.73 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, drinkcat@chromium.org, andriy.shevchenko@linux.intel.com, srv_heupstream@mediatek.com, devicetree@vger.kernel.org, linus.walleij@linaro.org, shengnan.wang@mediatek.com, louis.kuo@mediatek.com, bgolaszewski@baylibre.com, sj.huang@mediatek.com, robh+dt@kernel.org, linux-mediatek@lists.infradead.org, dongchun.zhu@mediatek.com, sakari.ailus@linux.intel.com, matthias.bgg@gmail.com, bingbu.cao@intel.com, mchehab@kernel.org, linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Tomasz, Thanks for the review. My replies are as below. On Thu, 2020-05-21 at 19:51 +0000, Tomasz Figa wrote: > Hi Dongchun, Sakari, > > On Mon, May 18, 2020 at 09:27:31PM +0800, Dongchun Zhu wrote: > > Add a V4L2 sub-device driver for DW9768 voice coil motor, providing > > control to set the desired focus via IIC serial interface. > > > > Signed-off-by: Dongchun Zhu > > --- > > MAINTAINERS | 1 + > > drivers/media/i2c/Kconfig | 13 ++ > > drivers/media/i2c/Makefile | 1 + > > drivers/media/i2c/dw9768.c | 515 +++++++++++++++++++++++++++++++++++++++++++++ > > 4 files changed, 530 insertions(+) > > create mode 100644 drivers/media/i2c/dw9768.c > [snip] > > +/* > > + * DW9768_AAC_PRESC_REG & DW9768_AAC_TIME_REG determine VCM operation time. > > + * If DW9768_AAC_PRESC_REG is 0x41, and DW9768_AAC_TIME_REG is 0x39, VCM mode > > + * would be AAC3, Operation Time would be 0.70xTvib, that is 8.40ms. > > + */ > > +#define DW9768_MOVE_DELAY_US 8400 > > +#define DW9768_STABLE_TIME_US 20000 > > These times are only valid with the specific settings mentioned in the > comment. If one sets different settings in DT, the driver would apply > incorrect delays. Rather than hardcoded, they should be computed based > on the configured values. > > That said, I wonder if we're not digging too deep now. Sakari, do you > think we could take a step back, remove the optional DT properties and > just support the fixed values for now, so that we can get a basic driver > upstream first without doubling the effort? > Thanks for the reminder. Yes, here DW9768_MOVE_DELAY_US actually represents Operation Time, which is dependent upon board-specific settings that defined in DT. For instance, for one given board, if aac-mode is 2, aac-timing is 0x39, clock-presc is 1, then Operation Time would be 0.70*(6.3ms+57*0.1ms)*1 = 8.4ms. > > + > > +static const char * const dw9768_supply_names[] = { > > + "vin", /* I2C I/O interface power */ > > + "vdd", /* VCM power */ > > +}; > > + > > +/* dw9768 device structure */ > > +struct dw9768 { > > + struct regulator_bulk_data supplies[ARRAY_SIZE(dw9768_supply_names)]; > > + struct v4l2_ctrl_handler ctrls; > > + struct v4l2_ctrl *focus; > > + struct v4l2_subdev sd; > > + > > + u32 aac_mode; > > + u32 aac_timing; > > + u32 clock_dividing_rate; > > + bool aac_mode_control_enable; > > + bool aact_cnt_select_enable; > > + bool clock_dividing_rate_select_enable; > > nit: Separate types from names with just 1 space. > Fixed in next release. > > +}; > > + > > +static inline struct dw9768 *sd_to_dw9768(struct v4l2_subdev *subdev) > > +{ > > + return container_of(subdev, struct dw9768, sd); > > +} > > + > > +struct regval_list { > > + u8 reg_num; > > + u8 value; > > +}; > > + > > +static int dw9768_read_smbus(struct dw9768 *dw9768, unsigned char reg, > > + unsigned char *val) > > +{ > > + struct i2c_client *client = v4l2_get_subdevdata(&dw9768->sd); > > + int ret; > > + > > + ret = i2c_smbus_read_byte_data(client, reg); > > + > > + if (ret < 0) > > + return ret; > > + > > + *val = (unsigned char)ret; > > + > > + return 0; > > +} > > Why do we need this function? Couldn't we just call > i2c_smbus_read_byte_data() directly? > Fixed in next release. > [snip] > > +static int dw9768_probe(struct i2c_client *client) > > +{ > > + struct device *dev = &client->dev; > > + struct dw9768 *dw9768; > > + unsigned int aac_mode_select; > > + unsigned int aac_timing_select; > > + unsigned int clock_dividing_rate_select; > > + unsigned int i; > > + int ret; > > + > > + dw9768 = devm_kzalloc(dev, sizeof(*dw9768), GFP_KERNEL); > > + if (!dw9768) > > + return -ENOMEM; > > + > > + v4l2_i2c_subdev_init(&dw9768->sd, client, &dw9768_ops); > > + dw9768->aac_mode_control_enable = false; > > + dw9768->aact_cnt_select_enable = false; > > + dw9768->clock_dividing_rate_select_enable = false; > > devm_kzalloc() initializes the memory to zero, so no need to set anything > to false explicitly. > Thanks for the reminder. Yes, these parameters shall not be needed to initialized as zeros. > > + > > + /* Optional indication of AAC mode select */ > > + ret = fwnode_property_read_u32(dev_fwnode(dev), "dongwoon,aac-mode", > > + &aac_mode_select); > > + > > + if (!ret) { > > + dw9768->aac_mode_control_enable = true; > > + dw9768->aac_mode = aac_mode_select; > > How about making aac_mode a signed int and assigning -1 by > default? Then we don't need two separate fields in the struct. > Good idea. > > + } > > + > > + /* Optional indication of VCM internal clock dividing rate select */ > > + ret = fwnode_property_read_u32(dev_fwnode(dev), > > + "dongwoon,clock-dividing-rate", > > + &clock_dividing_rate_select); > > + > > + if (!ret) { > > + dw9768->clock_dividing_rate_select_enable = true; > > + dw9768->clock_dividing_rate = clock_dividing_rate_select; > > Ditto. > Got it. > > + } > > + > > + /* Optional indication of AAC Timing */ > > + ret = fwnode_property_read_u32(dev_fwnode(dev), "dongwoon,aac-timing", > > + &aac_timing_select); > > + > > + if (!ret) { > > + dw9768->aact_cnt_select_enable = true; > > + dw9768->aac_timing = aac_timing_select; > > Ditto. > Got it. > > + } > > + > > + for (i = 0; i < ARRAY_SIZE(dw9768_supply_names); i++) > > + dw9768->supplies[i].supply = dw9768_supply_names[i]; > > + > > + ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(dw9768_supply_names), > > + dw9768->supplies); > > + if (ret) { > > + dev_err(dev, "failed to get regulators\n"); > > + return ret; > > + } > > + > > + ret = dw9768_init_controls(dw9768); > > + if (ret) > > + goto entity_cleanup; > > + > > + dw9768->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE; > > + dw9768->sd.internal_ops = &dw9768_int_ops; > > + > > + ret = media_entity_pads_init(&dw9768->sd.entity, 0, NULL); > > + if (ret < 0) > > + goto entity_cleanup; > > + > > + dw9768->sd.entity.function = MEDIA_ENT_F_LENS; > > + > > + pm_runtime_enable(dev); > > + if (!pm_runtime_enabled(dev)) { > > + ret = dw9768_runtime_resume(dev); > > + if (ret < 0) { > > + dev_err(dev, "failed to power on: %d\n", ret); > > + goto entity_cleanup; > > + } > > + } > > + > > + ret = v4l2_async_register_subdev(&dw9768->sd); > > + if (ret < 0) > > + goto entity_cleanup; > > + > > + return 0; > > + > > +entity_cleanup: > > Need to power off if the code above powered on. > Thanks for the reminder. If there is something wrong with runtime PM, actuator is to be powered on via dw9768_runtime_resume() API. When actuator sub-device is powered on completely and async registered successfully, we shall power off it afterwards. > > + v4l2_ctrl_handler_free(&dw9768->ctrls); > > + media_entity_cleanup(&dw9768->sd.entity); > > + return ret; > > +} > > + > > +static int dw9768_remove(struct i2c_client *client) > > +{ > > + struct v4l2_subdev *sd = i2c_get_clientdata(client); > > + struct dw9768 *dw9768 = sd_to_dw9768(sd); > > + > > + pm_runtime_disable(&client->dev); > > First the device must be unregistered from the userspace. Otherwise there > is a race condition that risks the userspace accessing the device while the > deinitialization is happening. > Fixed in next release by adjusting the sequence of unregistering and runtime PM disable. > Best regards, > Tomasz _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.3 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3C1CBC433E0 for ; Fri, 22 May 2020 09:27:54 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 0B9B7206B6 for ; Fri, 22 May 2020 09:27:54 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="dmWushCp" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728183AbgEVJ1x (ORCPT ); Fri, 22 May 2020 05:27:53 -0400 Received: from mailgw02.mediatek.com ([1.203.163.81]:49888 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1728845AbgEVJ1x (ORCPT ); Fri, 22 May 2020 05:27:53 -0400 X-UUID: 7b64a3a05aa942a78a78a87878209bfb-20200522 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=hepUThaabfGUaHmDa2AneBNj6YVAHDrku45pJkqhJeQ=; b=dmWushCpg647SzPfU4TDBhnnynHvSymCQQWl8GrvjhLPRZ7ulZUayXryH9l+Ipaa30MJ71ypsFqPoYKa+oFRE/tZHPFh+xJM68UHK4DhHFDo3bkcm7JQafK+wVNBCFjCPxgYA0gFkqkNMpuhb2X+4NZG6KKjmOyg7kmlxr8D994=; X-UUID: 7b64a3a05aa942a78a78a87878209bfb-20200522 Received: from mtkcas32.mediatek.inc [(172.27.4.253)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 305383591; Fri, 22 May 2020 17:27:37 +0800 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS31N1.mediatek.inc (172.27.4.69) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 22 May 2020 17:27:36 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 22 May 2020 17:27:34 +0800 Message-ID: <1590139561.8804.390.camel@mhfsdcap03> Subject: Re: [V6, 2/2] media: i2c: dw9768: Add DW9768 VCM driver From: Dongchun Zhu To: Tomasz Figa CC: , , , , , , , , , , , , , , , , , , Date: Fri, 22 May 2020 17:26:01 +0800 In-Reply-To: <20200521195113.GC14214@chromium.org> References: <20200518132731.20855-1-dongchun.zhu@mediatek.com> <20200518132731.20855-3-dongchun.zhu@mediatek.com> <20200521195113.GC14214@chromium.org> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: C375D294F8C3D466CDBF9572F1CDB2C97B12F5CF0762092D09378AB0F1CADBCA2000:8 X-MTK: N Content-Transfer-Encoding: base64 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org SGkgVG9tYXN6LA0KDQpUaGFua3MgZm9yIHRoZSByZXZpZXcuIE15IHJlcGxpZXMgYXJlIGFzIGJl bG93Lg0KDQpPbiBUaHUsIDIwMjAtMDUtMjEgYXQgMTk6NTEgKzAwMDAsIFRvbWFzeiBGaWdhIHdy b3RlOg0KPiBIaSBEb25nY2h1biwgU2FrYXJpLA0KPiANCj4gT24gTW9uLCBNYXkgMTgsIDIwMjAg YXQgMDk6Mjc6MzFQTSArMDgwMCwgRG9uZ2NodW4gWmh1IHdyb3RlOg0KPiA+IEFkZCBhIFY0TDIg c3ViLWRldmljZSBkcml2ZXIgZm9yIERXOTc2OCB2b2ljZSBjb2lsIG1vdG9yLCBwcm92aWRpbmcN Cj4gPiBjb250cm9sIHRvIHNldCB0aGUgZGVzaXJlZCBmb2N1cyB2aWEgSUlDIHNlcmlhbCBpbnRl cmZhY2UuDQo+ID4gDQo+ID4gU2lnbmVkLW9mZi1ieTogRG9uZ2NodW4gWmh1IDxkb25nY2h1bi56 aHVAbWVkaWF0ZWsuY29tPg0KPiA+IC0tLQ0KPiA+ICBNQUlOVEFJTkVSUyAgICAgICAgICAgICAg ICB8ICAgMSArDQo+ID4gIGRyaXZlcnMvbWVkaWEvaTJjL0tjb25maWcgIHwgIDEzICsrDQo+ID4g IGRyaXZlcnMvbWVkaWEvaTJjL01ha2VmaWxlIHwgICAxICsNCj4gPiAgZHJpdmVycy9tZWRpYS9p MmMvZHc5NzY4LmMgfCA1MTUgKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysr KysrKysrDQo+ID4gIDQgZmlsZXMgY2hhbmdlZCwgNTMwIGluc2VydGlvbnMoKykNCj4gPiAgY3Jl YXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvbWVkaWEvaTJjL2R3OTc2OC5jDQo+IFtzbmlwXQ0KPiA+ ICsvKg0KPiA+ICsgKiBEVzk3NjhfQUFDX1BSRVNDX1JFRyAmIERXOTc2OF9BQUNfVElNRV9SRUcg ZGV0ZXJtaW5lIFZDTSBvcGVyYXRpb24gdGltZS4NCj4gPiArICogSWYgRFc5NzY4X0FBQ19QUkVT Q19SRUcgaXMgMHg0MSwgYW5kIERXOTc2OF9BQUNfVElNRV9SRUcgaXMgMHgzOSwgVkNNIG1vZGUN Cj4gPiArICogd291bGQgYmUgQUFDMywgT3BlcmF0aW9uIFRpbWUgd291bGQgYmUgMC43MHhUdmli LCB0aGF0IGlzIDguNDBtcy4NCj4gPiArICovDQo+ID4gKyNkZWZpbmUgRFc5NzY4X01PVkVfREVM QVlfVVMJCQk4NDAwDQo+ID4gKyNkZWZpbmUgRFc5NzY4X1NUQUJMRV9USU1FX1VTCQkJMjAwMDAN Cj4gDQo+IFRoZXNlIHRpbWVzIGFyZSBvbmx5IHZhbGlkIHdpdGggdGhlIHNwZWNpZmljIHNldHRp bmdzIG1lbnRpb25lZCBpbiB0aGUNCj4gY29tbWVudC4gSWYgb25lIHNldHMgZGlmZmVyZW50IHNl dHRpbmdzIGluIERULCB0aGUgZHJpdmVyIHdvdWxkIGFwcGx5DQo+IGluY29ycmVjdCBkZWxheXMu IFJhdGhlciB0aGFuIGhhcmRjb2RlZCwgdGhleSBzaG91bGQgYmUgY29tcHV0ZWQgYmFzZWQNCj4g b24gdGhlIGNvbmZpZ3VyZWQgdmFsdWVzLg0KPiANCj4gVGhhdCBzYWlkLCBJIHdvbmRlciBpZiB3 ZSdyZSBub3QgZGlnZ2luZyB0b28gZGVlcCBub3cuIFNha2FyaSwgZG8geW91DQo+IHRoaW5rIHdl IGNvdWxkIHRha2UgYSBzdGVwIGJhY2ssIHJlbW92ZSB0aGUgb3B0aW9uYWwgRFQgcHJvcGVydGll cyBhbmQNCj4ganVzdCBzdXBwb3J0IHRoZSBmaXhlZCB2YWx1ZXMgZm9yIG5vdywgc28gdGhhdCB3 ZSBjYW4gZ2V0IGEgYmFzaWMgZHJpdmVyDQo+IHVwc3RyZWFtIGZpcnN0IHdpdGhvdXQgZG91Ymxp bmcgdGhlIGVmZm9ydD8NCj4gDQoNClRoYW5rcyBmb3IgdGhlIHJlbWluZGVyLg0KWWVzLCBoZXJl IERXOTc2OF9NT1ZFX0RFTEFZX1VTIGFjdHVhbGx5IHJlcHJlc2VudHMgT3BlcmF0aW9uIFRpbWUs DQp3aGljaCBpcyBkZXBlbmRlbnQgdXBvbiBib2FyZC1zcGVjaWZpYyBzZXR0aW5ncyB0aGF0IGRl ZmluZWQgaW4gRFQuDQpGb3IgaW5zdGFuY2UsIGZvciBvbmUgZ2l2ZW4gYm9hcmQsIGlmIGFhYy1t b2RlIGlzIDIsIGFhYy10aW1pbmcgaXMgMHgzOSwNCmNsb2NrLXByZXNjIGlzIDEsIHRoZW4gT3Bl cmF0aW9uIFRpbWUgd291bGQgYmUgMC43MCooNi4zbXMrNTcqMC4xbXMpKjEgPQ0KOC40bXMuDQoN Cj4gPiArDQo+ID4gK3N0YXRpYyBjb25zdCBjaGFyICogY29uc3QgZHc5NzY4X3N1cHBseV9uYW1l c1tdID0gew0KPiA+ICsJInZpbiIsCS8qIEkyQyBJL08gaW50ZXJmYWNlIHBvd2VyICovDQo+ID4g KwkidmRkIiwJLyogVkNNIHBvd2VyICovDQo+ID4gK307DQo+ID4gKw0KPiA+ICsvKiBkdzk3Njgg ZGV2aWNlIHN0cnVjdHVyZSAqLw0KPiA+ICtzdHJ1Y3QgZHc5NzY4IHsNCj4gPiArCXN0cnVjdCBy ZWd1bGF0b3JfYnVsa19kYXRhIHN1cHBsaWVzW0FSUkFZX1NJWkUoZHc5NzY4X3N1cHBseV9uYW1l cyldOw0KPiA+ICsJc3RydWN0IHY0bDJfY3RybF9oYW5kbGVyIGN0cmxzOw0KPiA+ICsJc3RydWN0 IHY0bDJfY3RybAkqZm9jdXM7DQo+ID4gKwlzdHJ1Y3QgdjRsMl9zdWJkZXYJc2Q7DQo+ID4gKw0K PiA+ICsJdTMyCQkJYWFjX21vZGU7DQo+ID4gKwl1MzIJCQlhYWNfdGltaW5nOw0KPiA+ICsJdTMy CQkJY2xvY2tfZGl2aWRpbmdfcmF0ZTsNCj4gPiArCWJvb2wJCQlhYWNfbW9kZV9jb250cm9sX2Vu YWJsZTsNCj4gPiArCWJvb2wJCQlhYWN0X2NudF9zZWxlY3RfZW5hYmxlOw0KPiA+ICsJYm9vbAkJ CWNsb2NrX2RpdmlkaW5nX3JhdGVfc2VsZWN0X2VuYWJsZTsNCj4gDQo+IG5pdDogU2VwYXJhdGUg dHlwZXMgZnJvbSBuYW1lcyB3aXRoIGp1c3QgMSBzcGFjZS4NCj4gDQoNCkZpeGVkIGluIG5leHQg cmVsZWFzZS4NCg0KPiA+ICt9Ow0KPiA+ICsNCj4gPiArc3RhdGljIGlubGluZSBzdHJ1Y3QgZHc5 NzY4ICpzZF90b19kdzk3Njgoc3RydWN0IHY0bDJfc3ViZGV2ICpzdWJkZXYpDQo+ID4gK3sNCj4g PiArCXJldHVybiBjb250YWluZXJfb2Yoc3ViZGV2LCBzdHJ1Y3QgZHc5NzY4LCBzZCk7DQo+ID4g K30NCj4gPiArDQo+ID4gK3N0cnVjdCByZWd2YWxfbGlzdCB7DQo+ID4gKwl1OCByZWdfbnVtOw0K PiA+ICsJdTggdmFsdWU7DQo+ID4gK307DQo+ID4gKw0KPiA+ICtzdGF0aWMgaW50IGR3OTc2OF9y ZWFkX3NtYnVzKHN0cnVjdCBkdzk3NjggKmR3OTc2OCwgdW5zaWduZWQgY2hhciByZWcsDQo+ID4g KwkJCSAgICAgdW5zaWduZWQgY2hhciAqdmFsKQ0KPiA+ICt7DQo+ID4gKwlzdHJ1Y3QgaTJjX2Ns aWVudCAqY2xpZW50ID0gdjRsMl9nZXRfc3ViZGV2ZGF0YSgmZHc5NzY4LT5zZCk7DQo+ID4gKwlp bnQgcmV0Ow0KPiA+ICsNCj4gPiArCXJldCA9IGkyY19zbWJ1c19yZWFkX2J5dGVfZGF0YShjbGll bnQsIHJlZyk7DQo+ID4gKw0KPiA+ICsJaWYgKHJldCA8IDApDQo+ID4gKwkJcmV0dXJuIHJldDsN Cj4gPiArDQo+ID4gKwkqdmFsID0gKHVuc2lnbmVkIGNoYXIpcmV0Ow0KPiA+ICsNCj4gPiArCXJl dHVybiAwOw0KPiA+ICt9DQo+IA0KPiBXaHkgZG8gd2UgbmVlZCB0aGlzIGZ1bmN0aW9uPyBDb3Vs ZG4ndCB3ZSBqdXN0IGNhbGwNCj4gaTJjX3NtYnVzX3JlYWRfYnl0ZV9kYXRhKCkgZGlyZWN0bHk/ DQo+IA0KDQpGaXhlZCBpbiBuZXh0IHJlbGVhc2UuDQoNCj4gW3NuaXBdDQo+ID4gK3N0YXRpYyBp bnQgZHc5NzY4X3Byb2JlKHN0cnVjdCBpMmNfY2xpZW50ICpjbGllbnQpDQo+ID4gK3sNCj4gPiAr CXN0cnVjdCBkZXZpY2UgKmRldiA9ICZjbGllbnQtPmRldjsNCj4gPiArCXN0cnVjdCBkdzk3Njgg KmR3OTc2ODsNCj4gPiArCXVuc2lnbmVkIGludCBhYWNfbW9kZV9zZWxlY3Q7DQo+ID4gKwl1bnNp Z25lZCBpbnQgYWFjX3RpbWluZ19zZWxlY3Q7DQo+ID4gKwl1bnNpZ25lZCBpbnQgY2xvY2tfZGl2 aWRpbmdfcmF0ZV9zZWxlY3Q7DQo+ID4gKwl1bnNpZ25lZCBpbnQgaTsNCj4gPiArCWludCByZXQ7 DQo+ID4gKw0KPiA+ICsJZHc5NzY4ID0gZGV2bV9remFsbG9jKGRldiwgc2l6ZW9mKCpkdzk3Njgp LCBHRlBfS0VSTkVMKTsNCj4gPiArCWlmICghZHc5NzY4KQ0KPiA+ICsJCXJldHVybiAtRU5PTUVN Ow0KPiA+ICsNCj4gPiArCXY0bDJfaTJjX3N1YmRldl9pbml0KCZkdzk3NjgtPnNkLCBjbGllbnQs ICZkdzk3Njhfb3BzKTsNCj4gPiArCWR3OTc2OC0+YWFjX21vZGVfY29udHJvbF9lbmFibGUgPSBm YWxzZTsNCj4gPiArCWR3OTc2OC0+YWFjdF9jbnRfc2VsZWN0X2VuYWJsZSA9IGZhbHNlOw0KPiA+ ICsJZHc5NzY4LT5jbG9ja19kaXZpZGluZ19yYXRlX3NlbGVjdF9lbmFibGUgPSBmYWxzZTsNCj4g DQo+IGRldm1fa3phbGxvYygpIGluaXRpYWxpemVzIHRoZSBtZW1vcnkgdG8gemVybywgc28gbm8g bmVlZCB0byBzZXQgYW55dGhpbmcNCj4gdG8gZmFsc2UgZXhwbGljaXRseS4NCj4gDQoNClRoYW5r cyBmb3IgdGhlIHJlbWluZGVyLg0KWWVzLCB0aGVzZSBwYXJhbWV0ZXJzIHNoYWxsIG5vdCBiZSBu ZWVkZWQgdG8gaW5pdGlhbGl6ZWQgYXMgemVyb3MuDQoNCj4gPiArDQo+ID4gKwkvKiBPcHRpb25h bCBpbmRpY2F0aW9uIG9mIEFBQyBtb2RlIHNlbGVjdCAqLw0KPiA+ICsJcmV0ID0gZndub2RlX3By b3BlcnR5X3JlYWRfdTMyKGRldl9md25vZGUoZGV2KSwgImRvbmd3b29uLGFhYy1tb2RlIiwNCj4g PiArCQkJCSAgICAgICAmYWFjX21vZGVfc2VsZWN0KTsNCj4gPiArDQo+ID4gKwlpZiAoIXJldCkg ew0KPiA+ICsJCWR3OTc2OC0+YWFjX21vZGVfY29udHJvbF9lbmFibGUgPSB0cnVlOw0KPiA+ICsJ CWR3OTc2OC0+YWFjX21vZGUgPSBhYWNfbW9kZV9zZWxlY3Q7DQo+IA0KPiBIb3cgYWJvdXQgbWFr aW5nIGFhY19tb2RlIGEgc2lnbmVkIGludCBhbmQgYXNzaWduaW5nIC0xIGJ5DQo+IGRlZmF1bHQ/ IFRoZW4gd2UgZG9uJ3QgbmVlZCB0d28gc2VwYXJhdGUgZmllbGRzIGluIHRoZSBzdHJ1Y3QuDQo+ IA0KDQpHb29kIGlkZWEuDQoNCj4gPiArCX0NCj4gPiArDQo+ID4gKwkvKiBPcHRpb25hbCBpbmRp Y2F0aW9uIG9mIFZDTSBpbnRlcm5hbCBjbG9jayBkaXZpZGluZyByYXRlIHNlbGVjdCAqLw0KPiA+ ICsJcmV0ID0gZndub2RlX3Byb3BlcnR5X3JlYWRfdTMyKGRldl9md25vZGUoZGV2KSwNCj4gPiAr CQkJCSAgICAgICAiZG9uZ3dvb24sY2xvY2stZGl2aWRpbmctcmF0ZSIsDQo+ID4gKwkJCQkgICAg ICAgJmNsb2NrX2RpdmlkaW5nX3JhdGVfc2VsZWN0KTsNCj4gPiArDQo+ID4gKwlpZiAoIXJldCkg ew0KPiA+ICsJCWR3OTc2OC0+Y2xvY2tfZGl2aWRpbmdfcmF0ZV9zZWxlY3RfZW5hYmxlID0gdHJ1 ZTsNCj4gPiArCQlkdzk3NjgtPmNsb2NrX2RpdmlkaW5nX3JhdGUgPSBjbG9ja19kaXZpZGluZ19y YXRlX3NlbGVjdDsNCj4gDQo+IERpdHRvLg0KPiANCg0KR290IGl0Lg0KDQo+ID4gKwl9DQo+ID4g Kw0KPiA+ICsJLyogT3B0aW9uYWwgaW5kaWNhdGlvbiBvZiBBQUMgVGltaW5nICovDQo+ID4gKwly ZXQgPSBmd25vZGVfcHJvcGVydHlfcmVhZF91MzIoZGV2X2Z3bm9kZShkZXYpLCAiZG9uZ3dvb24s YWFjLXRpbWluZyIsDQo+ID4gKwkJCQkgICAgICAgJmFhY190aW1pbmdfc2VsZWN0KTsNCj4gPiAr DQo+ID4gKwlpZiAoIXJldCkgew0KPiA+ICsJCWR3OTc2OC0+YWFjdF9jbnRfc2VsZWN0X2VuYWJs ZSA9IHRydWU7DQo+ID4gKwkJZHc5NzY4LT5hYWNfdGltaW5nID0gYWFjX3RpbWluZ19zZWxlY3Q7 DQo+IA0KPiBEaXR0by4NCj4gDQoNCkdvdCBpdC4NCg0KPiA+ICsJfQ0KPiA+ICsNCj4gPiArCWZv ciAoaSA9IDA7IGkgPCBBUlJBWV9TSVpFKGR3OTc2OF9zdXBwbHlfbmFtZXMpOyBpKyspDQo+ID4g KwkJZHc5NzY4LT5zdXBwbGllc1tpXS5zdXBwbHkgPSBkdzk3Njhfc3VwcGx5X25hbWVzW2ldOw0K PiA+ICsNCj4gPiArCXJldCA9IGRldm1fcmVndWxhdG9yX2J1bGtfZ2V0KGRldiwgQVJSQVlfU0la RShkdzk3Njhfc3VwcGx5X25hbWVzKSwNCj4gPiArCQkJCSAgICAgIGR3OTc2OC0+c3VwcGxpZXMp Ow0KPiA+ICsJaWYgKHJldCkgew0KPiA+ICsJCWRldl9lcnIoZGV2LCAiZmFpbGVkIHRvIGdldCBy ZWd1bGF0b3JzXG4iKTsNCj4gPiArCQlyZXR1cm4gcmV0Ow0KPiA+ICsJfQ0KPiA+ICsNCj4gPiAr CXJldCA9IGR3OTc2OF9pbml0X2NvbnRyb2xzKGR3OTc2OCk7DQo+ID4gKwlpZiAocmV0KQ0KPiA+ ICsJCWdvdG8gZW50aXR5X2NsZWFudXA7DQo+ID4gKw0KPiA+ICsJZHc5NzY4LT5zZC5mbGFncyB8 PSBWNEwyX1NVQkRFVl9GTF9IQVNfREVWTk9ERTsNCj4gPiArCWR3OTc2OC0+c2QuaW50ZXJuYWxf b3BzID0gJmR3OTc2OF9pbnRfb3BzOw0KPiA+ICsNCj4gPiArCXJldCA9IG1lZGlhX2VudGl0eV9w YWRzX2luaXQoJmR3OTc2OC0+c2QuZW50aXR5LCAwLCBOVUxMKTsNCj4gPiArCWlmIChyZXQgPCAw KQ0KPiA+ICsJCWdvdG8gZW50aXR5X2NsZWFudXA7DQo+ID4gKw0KPiA+ICsJZHc5NzY4LT5zZC5l bnRpdHkuZnVuY3Rpb24gPSBNRURJQV9FTlRfRl9MRU5TOw0KPiA+ICsNCj4gPiArCXBtX3J1bnRp bWVfZW5hYmxlKGRldik7DQo+ID4gKwlpZiAoIXBtX3J1bnRpbWVfZW5hYmxlZChkZXYpKSB7DQo+ ID4gKwkJcmV0ID0gZHc5NzY4X3J1bnRpbWVfcmVzdW1lKGRldik7DQo+ID4gKwkJaWYgKHJldCA8 IDApIHsNCj4gPiArCQkJZGV2X2VycihkZXYsICJmYWlsZWQgdG8gcG93ZXIgb246ICVkXG4iLCBy ZXQpOw0KPiA+ICsJCQlnb3RvIGVudGl0eV9jbGVhbnVwOw0KPiA+ICsJCX0NCj4gPiArCX0NCj4g PiArDQo+ID4gKwlyZXQgPSB2NGwyX2FzeW5jX3JlZ2lzdGVyX3N1YmRldigmZHc5NzY4LT5zZCk7 DQo+ID4gKwlpZiAocmV0IDwgMCkNCj4gPiArCQlnb3RvIGVudGl0eV9jbGVhbnVwOw0KPiA+ICsN Cj4gPiArCXJldHVybiAwOw0KPiA+ICsNCj4gPiArZW50aXR5X2NsZWFudXA6DQo+IA0KPiBOZWVk IHRvIHBvd2VyIG9mZiBpZiB0aGUgY29kZSBhYm92ZSBwb3dlcmVkIG9uLg0KPiANCg0KVGhhbmtz IGZvciB0aGUgcmVtaW5kZXIuDQpJZiB0aGVyZSBpcyBzb21ldGhpbmcgd3Jvbmcgd2l0aCBydW50 aW1lIFBNLCBhY3R1YXRvciBpcyB0byBiZSBwb3dlcmVkDQpvbiB2aWEgZHc5NzY4X3J1bnRpbWVf cmVzdW1lKCkgQVBJLg0KV2hlbiBhY3R1YXRvciBzdWItZGV2aWNlIGlzIHBvd2VyZWQgb24gY29t cGxldGVseSBhbmQgYXN5bmMgcmVnaXN0ZXJlZA0Kc3VjY2Vzc2Z1bGx5LCB3ZSBzaGFsbCBwb3dl ciBvZmYgaXQgYWZ0ZXJ3YXJkcy4NCg0KPiA+ICsJdjRsMl9jdHJsX2hhbmRsZXJfZnJlZSgmZHc5 NzY4LT5jdHJscyk7DQo+ID4gKwltZWRpYV9lbnRpdHlfY2xlYW51cCgmZHc5NzY4LT5zZC5lbnRp dHkpOw0KPiA+ICsJcmV0dXJuIHJldDsNCj4gPiArfQ0KPiA+ICsNCj4gPiArc3RhdGljIGludCBk dzk3NjhfcmVtb3ZlKHN0cnVjdCBpMmNfY2xpZW50ICpjbGllbnQpDQo+ID4gK3sNCj4gPiArCXN0 cnVjdCB2NGwyX3N1YmRldiAqc2QgPSBpMmNfZ2V0X2NsaWVudGRhdGEoY2xpZW50KTsNCj4gPiAr CXN0cnVjdCBkdzk3NjggKmR3OTc2OCA9IHNkX3RvX2R3OTc2OChzZCk7DQo+ID4gKw0KPiA+ICsJ cG1fcnVudGltZV9kaXNhYmxlKCZjbGllbnQtPmRldik7DQo+IA0KPiBGaXJzdCB0aGUgZGV2aWNl IG11c3QgYmUgdW5yZWdpc3RlcmVkIGZyb20gdGhlIHVzZXJzcGFjZS4gT3RoZXJ3aXNlIHRoZXJl DQo+IGlzIGEgcmFjZSBjb25kaXRpb24gdGhhdCByaXNrcyB0aGUgdXNlcnNwYWNlIGFjY2Vzc2lu ZyB0aGUgZGV2aWNlIHdoaWxlIHRoZQ0KPiBkZWluaXRpYWxpemF0aW9uIGlzIGhhcHBlbmluZy4N Cj4gDQoNCkZpeGVkIGluIG5leHQgcmVsZWFzZSBieSBhZGp1c3RpbmcgdGhlIHNlcXVlbmNlIG9m IHVucmVnaXN0ZXJpbmcgYW5kDQpydW50aW1lIFBNIGRpc2FibGUuDQoNCj4gQmVzdCByZWdhcmRz LA0KPiBUb21hc3oNCg0K