From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4C999C433E3 for ; Thu, 18 Jun 2020 11:34:39 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 28EDE2071A for ; Thu, 18 Jun 2020 11:34:39 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="QSyKmhg4" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729572AbgFRLeh (ORCPT ); Thu, 18 Jun 2020 07:34:37 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:51063 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1729506AbgFRLeO (ORCPT ); Thu, 18 Jun 2020 07:34:14 -0400 X-UUID: 8f7a796946cc4843a9fb0c2a7297c535-20200618 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=YOyQ+xNoYb3LVTxsjHvGeSZpfP5WbSuesuRvHY3x/ss=; b=QSyKmhg4bn0fcCogFJ2e7S+UQoFJu+JZ5C6mUCkF0nVrDcsn8lCQZi4KqHD2aUWD3kqX8io654fogPGXPRbuNsYomtodJYcNw4rD8+I98nxBucL7BpHvvQypa/7MITcpLHCCAVopm7wbJY2rDNcDiYovxv4WMylqIW3yoIKF5cg=; X-UUID: 8f7a796946cc4843a9fb0c2a7297c535-20200618 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 773315099; Thu, 18 Jun 2020 19:34:05 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 18 Jun 2020 19:34:01 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 18 Jun 2020 19:34:01 +0800 From: Hanks Chen To: Linus Walleij , Rob Herring , Matthias Brugger , Michael Turquette , Stephen Boyd , Sean Wang CC: mtk01761 , Andy Teng , , , , , , , , CC Hwang , Loda Chou Subject: [PATCH v6 1/7] dt-bindings: pinctrl: add bindings for MediaTek MT6779 SoC Date: Thu, 18 Jun 2020 19:33:32 +0800 Message-ID: <1592480018-3340-2-git-send-email-hanks.chen@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1592480018-3340-1-git-send-email-hanks.chen@mediatek.com> References: <1592480018-3340-1-git-send-email-hanks.chen@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 591640295288D394FECD5647B9F01693616AD9C0716C35C57EF74C52D2E77B222000:8 X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org RnJvbTogQW5keSBUZW5nIDxhbmR5LnRlbmdAbWVkaWF0ZWsuY29tPg0KDQpBZGQgZGV2aWNldHJl ZSBiaW5kaW5ncyBmb3IgTWVkaWFUZWsgTVQ2Nzc5IHBpbmN0cmwgZHJpdmVyLg0KDQpTaWduZWQt b2ZmLWJ5OiBBbmR5IFRlbmcgPGFuZHkudGVuZ0BtZWRpYXRlay5jb20+DQotLS0NCiAuLi4vYmlu ZGluZ3MvcGluY3RybC9tZWRpYXRlayxtdDY3NzktcGluY3RybC55YW1sICB8ICAyMTAgKysrKysr KysrKysrKysrKysrKysNCiAxIGZpbGUgY2hhbmdlZCwgMjEwIGluc2VydGlvbnMoKykNCiBjcmVh dGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL3BpbmN0cmwv bWVkaWF0ZWssbXQ2Nzc5LXBpbmN0cmwueWFtbA0KDQpkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlv bi9kZXZpY2V0cmVlL2JpbmRpbmdzL3BpbmN0cmwvbWVkaWF0ZWssbXQ2Nzc5LXBpbmN0cmwueWFt bCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9waW5jdHJsL21lZGlhdGVrLG10 Njc3OS1waW5jdHJsLnlhbWwNCm5ldyBmaWxlIG1vZGUgMTAwNjQ0DQppbmRleCAwMDAwMDAwLi44 NTgxOWE0DQotLS0gL2Rldi9udWxsDQorKysgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmlu ZGluZ3MvcGluY3RybC9tZWRpYXRlayxtdDY3NzktcGluY3RybC55YW1sDQpAQCAtMCwwICsxLDIx MCBAQA0KKyMgU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IChHUEwtMi4wLW9ubHkgT1IgQlNELTIt Q2xhdXNlKQ0KKyVZQU1MIDEuMg0KKy0tLQ0KKyRpZDogaHR0cDovL2RldmljZXRyZWUub3JnL3Nj aGVtYXMvcGluY3RybC9tZWRpYXRlayxtdDY3NzktcGluY3RybC55YW1sIw0KKyRzY2hlbWE6IGh0 dHA6Ly9kZXZpY2V0cmVlLm9yZy9tZXRhLXNjaGVtYXMvY29yZS55YW1sIw0KKw0KK3RpdGxlOiBN ZWRpYXRlayBNVDY3NzkgUGluIENvbnRyb2xsZXIgRGV2aWNlIFRyZWUgQmluZGluZ3MNCisNCitt YWludGFpbmVyczoNCisgIC0gQW5keSBUZW5nIDxhbmR5LnRlbmdAbWVkaWF0ZWsuY29tPg0KKw0K K2Rlc2NyaXB0aW9uOiB8Kw0KKyAgVGhlIHBpbiBjb250cm9sbGVyIG5vZGUgc2hvdWxkIGJlIHRo ZSBjaGlsZCBvZiBhIHN5c2NvbiBub2RlIHdpdGggdGhlDQorICByZXF1aXJlZCBwcm9wZXJ0eToN CisgIC0gY29tcGF0aWJsZTogInN5c2NvbiINCisNCitwcm9wZXJ0aWVzOg0KKyAgY29tcGF0aWJs ZToNCisgICAgY29uc3Q6IG1lZGlhdGVrLG10Njc3OS1waW5jdHJsDQorDQorICByZWc6DQorICAg IG1pbkl0ZW1zOiA5DQorICAgIG1heEl0ZW1zOiA5DQorICAgIGRlc2NyaXB0aW9uOiB8DQorICAg ICAgcGh5c2ljYWwgYWRkcmVzcyBiYXNlIGZvciBncGlvLXJlbGF0ZWQgY29udHJvbCByZWdpc3Rl cnMuDQorDQorICByZWctbmFtZXM6DQorICAgIGRlc2NyaXB0aW9uOiB8DQorICAgICAgR1BJTyBi YXNlIHJlZ2lzdGVyIG5hbWVzLiBUaGUgbmFtZXMgYXJlICJncGlvIiwgImlvY2ZnX3JtIiwNCisg ICAgICAiaW9jZmdfYnIiLCAiaW9jZmdfbG0iLCAiaW9jZmdfbGIiLCAiaW9jZmdfcnQiLCAiaW9j ZmdfbHQiLA0KKyAgICAgICJpb2NmZ190bCIsICJlaW50IjsNCisNCisgIGdwaW8tY29udHJvbGxl cjogdHJ1ZQ0KKw0KKyAgIiNncGlvLWNlbGxzIjoNCisgICAgY29uc3Q6IDINCisgICAgZGVzY3Jp cHRpb246IHwNCisgICAgICBOdW1iZXIgb2YgY2VsbHMgaW4gR1BJTyBzcGVjaWZpZXIuIFNpbmNl IHRoZSBnZW5lcmljIEdQSU8NCisgICAgICBiaW5kaW5nIGlzIHVzZWQsIHRoZSBhbW91bnQgb2Yg Y2VsbHMgbXVzdCBiZSBzcGVjaWZpZWQgYXMgMi4gU2VlIHRoZSBiZWxvdw0KKyAgICAgIG1lbnRp b25lZCBncGlvIGJpbmRpbmcgcmVwcmVzZW50YXRpb24gZm9yIGRlc2NyaXB0aW9uIG9mIHBhcnRp Y3VsYXIgY2VsbHMuDQorDQorICBncGlvLXJhbmdlczoNCisgICAgbWluSXRlbXM6IDENCisgICAg bWF4SXRlbXM6IDUNCisgICAgZGVzY3JpcHRpb246IHwNCisgICAgICBHUElPIHZhbGlkIG51bWJl ciByYW5nZS4NCisNCisgIGludGVycnVwdC1jb250cm9sbGVyOiB0cnVlDQorDQorICBpbnRlcnJ1 cHRzOg0KKyAgICBtYXhJdGVtczogMQ0KKyAgICBkZXNjcmlwdGlvbjogfA0KKyAgICAgIFNwZWNp ZmllcyB0aGUgc3VtbWFyeSBJUlEuDQorDQorICAiI2ludGVycnVwdC1jZWxscyI6DQorICAgIGNv bnN0OiAyDQorDQorcmVxdWlyZWQ6DQorICAtIGNvbXBhdGlibGUNCisgIC0gcmVnDQorICAtIHJl Zy1uYW1lcw0KKyAgLSBncGlvLWNvbnRyb2xsZXINCisgIC0gIiNncGlvLWNlbGxzIg0KKyAgLSBn cGlvLXJhbmdlcw0KKyAgLSBpbnRlcnJ1cHQtY29udHJvbGxlcg0KKyAgLSBpbnRlcnJ1cHRzDQor ICAtICIjaW50ZXJydXB0LWNlbGxzIg0KKw0KK3BhdHRlcm5Qcm9wZXJ0aWVzOg0KKyAgJy1bMC05 XSokJzoNCisgICAgdHlwZTogb2JqZWN0DQorICAgIHBhdHRlcm5Qcm9wZXJ0aWVzOg0KKyAgICAg ICctcGlucyokJzoNCisgICAgICAgIHR5cGU6IG9iamVjdA0KKyAgICAgICAgZGVzY3JpcHRpb246 IHwNCisgICAgICAgICAgQSBwaW5jdHJsIG5vZGUgc2hvdWxkIGNvbnRhaW4gYXQgbGVhc3Qgb25l IHN1Ym5vZGVzIHJlcHJlc2VudGluZyB0aGUNCisgICAgICAgICAgcGluY3RybCBncm91cHMgYXZh aWxhYmxlIG9uIHRoZSBtYWNoaW5lLiBFYWNoIHN1Ym5vZGUgd2lsbCBsaXN0IHRoZQ0KKyAgICAg ICAgICBwaW5zIGl0IG5lZWRzLCBhbmQgaG93IHRoZXkgc2hvdWxkIGJlIGNvbmZpZ3VyZWQsIHdp dGggcmVnYXJkIHRvIG11eGVyDQorICAgICAgICAgIGNvbmZpZ3VyYXRpb24sIHB1bGx1cHMsIGRy aXZlIHN0cmVuZ3RoLCBpbnB1dCBlbmFibGUvZGlzYWJsZSBhbmQgaW5wdXQgc2NobWl0dC4NCisN CisgICAgICAgIHByb3BlcnRpZXM6DQorICAgICAgICAgIHBpbm11eDoNCisgICAgICAgICAgICBk ZXNjcmlwdGlvbjoNCisgICAgICAgICAgICAgIGludGVnZXIgYXJyYXksIHJlcHJlc2VudHMgZ3Bp byBwaW4gbnVtYmVyIGFuZCBtdXggc2V0dGluZy4NCisgICAgICAgICAgICAgIFN1cHBvcnRlZCBw aW4gbnVtYmVyIGFuZCBtdXggdmFyaWVzIGZvciBkaWZmZXJlbnQgU29DcywgYW5kIGFyZSBkZWZp bmVkDQorICAgICAgICAgICAgICBhcyBtYWNyb3MgaW4gYm9vdC9kdHMvPHNvYz4tcGluZnVuYy5o IGRpcmVjdGx5Lg0KKw0KKyAgICAgICAgICBiaWFzLWRpc2FibGU6DQorICAgICAgICAgICAgdHlw ZTogYm9vbGVhbg0KKw0KKyAgICAgICAgICBiaWFzLXB1bGwtdXA6DQorICAgICAgICAgICAgdHlw ZTogYm9vbGVhbg0KKw0KKyAgICAgICAgICBiaWFzLXB1bGwtZG93bjoNCisgICAgICAgICAgICB0 eXBlOiBib29sZWFuDQorDQorICAgICAgICAgIGlucHV0LWVuYWJsZToNCisgICAgICAgICAgICB0 eXBlOiBib29sZWFuDQorDQorICAgICAgICAgIGlucHV0LWRpc2FibGU6DQorICAgICAgICAgICAg dHlwZTogYm9vbGVhbg0KKw0KKyAgICAgICAgICBvdXRwdXQtbG93Og0KKyAgICAgICAgICAgIHR5 cGU6IGJvb2xlYW4NCisNCisgICAgICAgICAgb3V0cHV0LWhpZ2g6DQorICAgICAgICAgICAgdHlw ZTogYm9vbGVhbg0KKw0KKyAgICAgICAgICBpbnB1dC1zY2htaXR0LWVuYWJsZToNCisgICAgICAg ICAgICB0eXBlOiBib29sZWFuDQorDQorICAgICAgICAgIGlucHV0LXNjaG1pdHQtZGlzYWJsZToN CisgICAgICAgICAgICB0eXBlOiBib29sZWFuDQorDQorICAgICAgICAgIG1lZGlhdGVrLHB1bGwt dXAtYWR2Og0KKyAgICAgICAgICAgIGRlc2NyaXB0aW9uOiB8DQorICAgICAgICAgICAgICBQdWxs IHVwIHNldGluZ3MgZm9yIDIgcHVsbCByZXNpc3RvcnMsIFIwIGFuZCBSMS4gVXNlciBjYW4NCisg ICAgICAgICAgICAgIGNvbmZpZ3VyZSB0aG9zZSBzcGVjaWFsIHBpbnMuIFZhbGlkIGFyZ3VtZW50 cyBhcmUgZGVzY3JpYmVkIGFzIGJlbG93Og0KKyAgICAgICAgICAgICAgMDogKFIxLCBSMCkgPSAo MCwgMCkgd2hpY2ggbWVhbnMgUjEgZGlzYWJsZWQgYW5kIFIwIGRpc2FibGUuDQorICAgICAgICAg ICAgICAxOiAoUjEsIFIwKSA9ICgwLCAxKSB3aGljaCBtZWFucyBSMSBkaXNhYmxlZCBhbmQgUjAg ZW5hYmxlZC4NCisgICAgICAgICAgICAgIDI6IChSMSwgUjApID0gKDEsIDApIHdoaWNoIG1lYW5z IFIxIGVuYWJsZWQgYW5kIFIwIGRpc2FibGVkLg0KKyAgICAgICAgICAgICAgMzogKFIxLCBSMCkg PSAoMSwgMSkgd2hpY2ggbWVhbnMgUjEgZW5hYmxlZCBhbmQgUjAgZW5hYmxlZC4NCisgICAgICAg ICAgICBhbGxPZjoNCisgICAgICAgICAgICAgIC0gJHJlZjogL3NjaGVtYXMvdHlwZXMueWFtbCMv ZGVmaW5pdGlvbnMvdWludDMyDQorICAgICAgICAgICAgICAtIGVudW06IFswLCAxLCAyLCAzXQ0K Kw0KKyAgICAgICAgICBtZWRpYXRlayxwdWxsLWRvd24tYWR2Og0KKyAgICAgICAgICAgIGRlc2Ny aXB0aW9uOiB8DQorICAgICAgICAgICAgICBQdWxsIGRvd24gc2V0dGluZ3MgZm9yIDIgcHVsbCBy ZXNpc3RvcnMsIFIwIGFuZCBSMS4gVXNlciBjYW4NCisgICAgICAgICAgICAgIGNvbmZpZ3VyZSB0 aG9zZSBzcGVjaWFsIHBpbnMuIFZhbGlkIGFyZ3VtZW50cyBhcmUgZGVzY3JpYmVkIGFzIGJlbG93 Og0KKyAgICAgICAgICAgICAgMDogKFIxLCBSMCkgPSAoMCwgMCkgd2hpY2ggbWVhbnMgUjEgZGlz YWJsZWQgYW5kIFIwIGRpc2FibGUuDQorICAgICAgICAgICAgICAxOiAoUjEsIFIwKSA9ICgwLCAx KSB3aGljaCBtZWFucyBSMSBkaXNhYmxlZCBhbmQgUjAgZW5hYmxlZC4NCisgICAgICAgICAgICAg IDI6IChSMSwgUjApID0gKDEsIDApIHdoaWNoIG1lYW5zIFIxIGVuYWJsZWQgYW5kIFIwIGRpc2Fi bGVkLg0KKyAgICAgICAgICAgICAgMzogKFIxLCBSMCkgPSAoMSwgMSkgd2hpY2ggbWVhbnMgUjEg ZW5hYmxlZCBhbmQgUjAgZW5hYmxlZC4NCisgICAgICAgICAgICBhbGxPZjoNCisgICAgICAgICAg ICAgIC0gJHJlZjogL3NjaGVtYXMvdHlwZXMueWFtbCMvZGVmaW5pdGlvbnMvdWludDMyDQorICAg ICAgICAgICAgICAtIGVudW06IFswLCAxLCAyLCAzXQ0KKw0KKyAgICAgICAgICBkcml2ZS1zdHJl bmd0aDoNCisgICAgICAgICAgICBkZXNjcmlwdGlvbjogfA0KKyAgICAgICAgICAgICAgU2VsZWN0 cyB0aGUgZHJpdmUgc3RyZW5ndGggZm9yIHRoZSBzcGVjaWZpZWQgcGlucyBpbiBtQS4NCisgICAg ICAgICAgICBhbGxPZjoNCisgICAgICAgICAgICAgIC0gJHJlZjogL3NjaGVtYXMvdHlwZXMueWFt bCMvZGVmaW5pdGlvbnMvdWludDMyDQorICAgICAgICAgICAgICAtIGVudW06IFsyLCA0LCA2LCA4 LCAxMCwgMTIsIDE0LCAxNl0NCisNCisgICAgICAgIHJlcXVpcmVkOg0KKyAgICAgICAgICAtIHBp bm11eA0KKw0KKyAgICAgICAgYWRkaXRpb25hbFByb3BlcnRpZXM6IGZhbHNlDQorDQorYWRkaXRp b25hbFByb3BlcnRpZXM6IGZhbHNlDQorDQorZXhhbXBsZXM6DQorICAtIHwNCisgICAgI2luY2x1 ZGUgPGR0LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9sbGVyL2lycS5oPg0KKyAgICAjaW5jbHVk ZSA8ZHQtYmluZGluZ3MvaW50ZXJydXB0LWNvbnRyb2xsZXIvYXJtLWdpYy5oPg0KKyAgICAjaW5j bHVkZSA8ZHQtYmluZGluZ3MvcGluY3RybC9tdDY3NzktcGluZnVuYy5oPg0KKw0KKyAgICBwaW86 IHBpbmN0cmxAMTAwMDUwMDAgew0KKyAgICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDY3 NzktcGluY3RybCI7DQorICAgICAgICByZWcgPSA8MCAweDEwMDA1MDAwIDAgMHgxMDAwPiwNCisg ICAgICAgICAgICA8MCAweDExYzIwMDAwIDAgMHgxMDAwPiwNCisgICAgICAgICAgICA8MCAweDEx ZDEwMDAwIDAgMHgxMDAwPiwNCisgICAgICAgICAgICA8MCAweDExZTIwMDAwIDAgMHgxMDAwPiwN CisgICAgICAgICAgICA8MCAweDExZTcwMDAwIDAgMHgxMDAwPiwNCisgICAgICAgICAgICA8MCAw eDExZWEwMDAwIDAgMHgxMDAwPiwNCisgICAgICAgICAgICA8MCAweDExZjIwMDAwIDAgMHgxMDAw PiwNCisgICAgICAgICAgICA8MCAweDExZjMwMDAwIDAgMHgxMDAwPiwNCisgICAgICAgICAgICA8 MCAweDEwMDBiMDAwIDAgMHgxMDAwPjsNCisgICAgICAgIHJlZy1uYW1lcyA9ICJncGlvIiwgImlv Y2ZnX3JtIiwNCisgICAgICAgICAgImlvY2ZnX2JyIiwgImlvY2ZnX2xtIiwNCisgICAgICAgICAg ImlvY2ZnX2xiIiwgImlvY2ZnX3J0IiwNCisgICAgICAgICAgImlvY2ZnX2x0IiwgImlvY2ZnX3Rs IiwNCisgICAgICAgICAgImVpbnQiOw0KKyAgICAgICAgZ3Bpby1jb250cm9sbGVyOw0KKyAgICAg ICAgI2dwaW8tY2VsbHMgPSA8Mj47DQorICAgICAgICBncGlvLXJhbmdlcyA9IDwmcGlvIDAgMCAy MTA+Ow0KKyAgICAgICAgaW50ZXJydXB0LWNvbnRyb2xsZXI7DQorICAgICAgICAjaW50ZXJydXB0 LWNlbGxzID0gPDI+Ow0KKyAgICAgICAgaW50ZXJydXB0cyA9IDxHSUNfU1BJIDIwNCBJUlFfVFlQ RV9MRVZFTF9ISUdIPjsNCisNCisgICAgICAgIG1tYzBfcGluc19kZWZhdWx0OiBtbWMwLTAgew0K KyAgICAgICAgICAgIGNtZC1kYXQtcGlucyB7DQorICAgICAgICAgICAgICAgIHBpbm11eCA9IDxQ SU5NVVhfR1BJTzE2OF9fRlVOQ19NU0RDMF9EQVQwPiwNCisgICAgICAgICAgICAgICAgICAgIDxQ SU5NVVhfR1BJTzE3Ml9fRlVOQ19NU0RDMF9EQVQxPiwNCisgICAgICAgICAgICAgICAgICAgIDxQ SU5NVVhfR1BJTzE2OV9fRlVOQ19NU0RDMF9EQVQyPiwNCisgICAgICAgICAgICAgICAgICAgIDxQ SU5NVVhfR1BJTzE3N19fRlVOQ19NU0RDMF9EQVQzPiwNCisgICAgICAgICAgICAgICAgICAgIDxQ SU5NVVhfR1BJTzE3MF9fRlVOQ19NU0RDMF9EQVQ0PiwNCisgICAgICAgICAgICAgICAgICAgIDxQ SU5NVVhfR1BJTzE3M19fRlVOQ19NU0RDMF9EQVQ1PiwNCisgICAgICAgICAgICAgICAgICAgIDxQ SU5NVVhfR1BJTzE3MV9fRlVOQ19NU0RDMF9EQVQ2PiwNCisgICAgICAgICAgICAgICAgICAgIDxQ SU5NVVhfR1BJTzE3NF9fRlVOQ19NU0RDMF9EQVQ3PiwNCisgICAgICAgICAgICAgICAgICAgIDxQ SU5NVVhfR1BJTzE2N19fRlVOQ19NU0RDMF9DTUQ+Ow0KKyAgICAgICAgICAgICAgICBpbnB1dC1l bmFibGU7DQorICAgICAgICAgICAgICAgIG1lZGlhdGVrLHB1bGwtdXAtYWR2ID0gPDE+Ow0KKyAg ICAgICAgICAgIH07DQorICAgICAgICAgICAgY2xrLXBpbnMgew0KKyAgICAgICAgICAgICAgICBw aW5tdXggPSA8UElOTVVYX0dQSU8xNzZfX0ZVTkNfTVNEQzBfQ0xLPjsNCisgICAgICAgICAgICAg ICAgbWVkaWF0ZWsscHVsbC1kb3duLWFkdiA9IDwyPjsNCisgICAgICAgICAgICB9Ow0KKyAgICAg ICAgICAgIHJzdC1waW5zIHsNCisgICAgICAgICAgICAgICAgcGlubXV4ID0gPFBJTk1VWF9HUElP MTc4X19GVU5DX01TREMwX1JTVEI+Ow0KKyAgICAgICAgICAgICAgICBtZWRpYXRlayxwdWxsLXVw LWFkdiA9IDwwPjsNCisgICAgICAgICAgICB9Ow0KKyAgICAgICAgfTsNCisgICAgfTsNCisNCisg ICAgbW1jMCB7DQorICAgICAgIHBpbmN0cmwtMCA9IDwmbW1jMF9waW5zX2RlZmF1bHQ+Ow0KKyAg ICAgICBwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOw0KKyAgICB9Ow0KLS0gDQoxLjcuOS41DQo= From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.7 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id BEC74C433E0 for ; Thu, 18 Jun 2020 11:45:44 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 923CD20884 for ; Thu, 18 Jun 2020 11:45:44 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="jEdfO5ps"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="KSPLphkk" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 923CD20884 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=2ZHcSTUPKgmfbiPo1Uz79qQmoYFf/5CI2wOM9PzxaIE=; b=jEdfO5psEBVKSA eLz8fYz7oGNuUA/OdjuscIUAbUgtmY2qT/TMY2iXB8StTE+d6XZZoMkC0NjjAaTo9SXKwyWfKgoeV Y+GsEeFv8r/sNvyKAh6TyYArRVlIoqaLqbh6WCLy+rh/w2DAO28Xcx3CK5xXCdFD5wTcq+SM1xHEj Ww/K8IZl8oGmcgTpgxnuiBLEyrPRXffpvhb+zwdOI05o9E0Bu54L+jS5fAoNhrDYrBZA86vTsey8Z yr0KBKqLQYl9z+KloHxvh1/fyfvjmI3O2O0iy4yQBqkNuaHRNewyvZaLaFKema/OreE8z+lntZGdv 3Fs+gM7QMn4k5EeK0NBg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jlsz4-0002eM-KG; Thu, 18 Jun 2020 11:45:32 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jlsxm-0007Jp-S8; Thu, 18 Jun 2020 11:44:12 +0000 X-UUID: ba79e400b0c04248b35e8abc1b426831-20200618 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=YOyQ+xNoYb3LVTxsjHvGeSZpfP5WbSuesuRvHY3x/ss=; b=KSPLphkk9G/Z+DRNrWvRtW13llGR9kE1HpuyPWjN+im9c3Mk6jVwmgQQxoIF0tCfxytUL+6k2rVtz4NgVcMwGRjwkJ5KpK+y1x4ripBR4/3MUgTSL3lxjbwAjiulFsp4xoOxBpomO3L9Dk+ax+elvR83PujdMyijLArccHwEjSc=; X-UUID: ba79e400b0c04248b35e8abc1b426831-20200618 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 414446399; Thu, 18 Jun 2020 03:43:55 -0800 Received: from MTKMBS01N2.mediatek.inc (172.21.101.79) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 18 Jun 2020 04:34:03 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 18 Jun 2020 19:34:01 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 18 Jun 2020 19:34:01 +0800 From: Hanks Chen To: Linus Walleij , Rob Herring , Matthias Brugger , "Michael Turquette" , Stephen Boyd , "Sean Wang" Subject: [PATCH v6 1/7] dt-bindings: pinctrl: add bindings for MediaTek MT6779 SoC Date: Thu, 18 Jun 2020 19:33:32 +0800 Message-ID: <1592480018-3340-2-git-send-email-hanks.chen@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1592480018-3340-1-git-send-email-hanks.chen@mediatek.com> References: <1592480018-3340-1-git-send-email-hanks.chen@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 591640295288D394FECD5647B9F01693616AD9C0716C35C57EF74C52D2E77B222000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200618_044410_939785_1D33A2A9 X-CRM114-Status: GOOD ( 13.63 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, CC Hwang , wsd_upstream@mediatek.com, Andy Teng , Loda Chou , linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-mediatek@lists.infradead.org, mtk01761 , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org From: Andy Teng Add devicetree bindings for MediaTek MT6779 pinctrl driver. Signed-off-by: Andy Teng --- .../bindings/pinctrl/mediatek,mt6779-pinctrl.yaml | 210 ++++++++++++++++++++ 1 file changed, 210 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml new file mode 100644 index 0000000..85819a4 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml @@ -0,0 +1,210 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/mediatek,mt6779-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek MT6779 Pin Controller Device Tree Bindings + +maintainers: + - Andy Teng + +description: |+ + The pin controller node should be the child of a syscon node with the + required property: + - compatible: "syscon" + +properties: + compatible: + const: mediatek,mt6779-pinctrl + + reg: + minItems: 9 + maxItems: 9 + description: | + physical address base for gpio-related control registers. + + reg-names: + description: | + GPIO base register names. The names are "gpio", "iocfg_rm", + "iocfg_br", "iocfg_lm", "iocfg_lb", "iocfg_rt", "iocfg_lt", + "iocfg_tl", "eint"; + + gpio-controller: true + + "#gpio-cells": + const: 2 + description: | + Number of cells in GPIO specifier. Since the generic GPIO + binding is used, the amount of cells must be specified as 2. See the below + mentioned gpio binding representation for description of particular cells. + + gpio-ranges: + minItems: 1 + maxItems: 5 + description: | + GPIO valid number range. + + interrupt-controller: true + + interrupts: + maxItems: 1 + description: | + Specifies the summary IRQ. + + "#interrupt-cells": + const: 2 + +required: + - compatible + - reg + - reg-names + - gpio-controller + - "#gpio-cells" + - gpio-ranges + - interrupt-controller + - interrupts + - "#interrupt-cells" + +patternProperties: + '-[0-9]*$': + type: object + patternProperties: + '-pins*$': + type: object + description: | + A pinctrl node should contain at least one subnodes representing the + pinctrl groups available on the machine. Each subnode will list the + pins it needs, and how they should be configured, with regard to muxer + configuration, pullups, drive strength, input enable/disable and input schmitt. + + properties: + pinmux: + description: + integer array, represents gpio pin number and mux setting. + Supported pin number and mux varies for different SoCs, and are defined + as macros in boot/dts/-pinfunc.h directly. + + bias-disable: + type: boolean + + bias-pull-up: + type: boolean + + bias-pull-down: + type: boolean + + input-enable: + type: boolean + + input-disable: + type: boolean + + output-low: + type: boolean + + output-high: + type: boolean + + input-schmitt-enable: + type: boolean + + input-schmitt-disable: + type: boolean + + mediatek,pull-up-adv: + description: | + Pull up setings for 2 pull resistors, R0 and R1. User can + configure those special pins. Valid arguments are described as below: + 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disable. + 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. + 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. + 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - enum: [0, 1, 2, 3] + + mediatek,pull-down-adv: + description: | + Pull down settings for 2 pull resistors, R0 and R1. User can + configure those special pins. Valid arguments are described as below: + 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disable. + 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. + 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. + 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - enum: [0, 1, 2, 3] + + drive-strength: + description: | + Selects the drive strength for the specified pins in mA. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - enum: [2, 4, 6, 8, 10, 12, 14, 16] + + required: + - pinmux + + additionalProperties: false + +additionalProperties: false + +examples: + - | + #include + #include + #include + + pio: pinctrl@10005000 { + compatible = "mediatek,mt6779-pinctrl"; + reg = <0 0x10005000 0 0x1000>, + <0 0x11c20000 0 0x1000>, + <0 0x11d10000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e70000 0 0x1000>, + <0 0x11ea0000 0 0x1000>, + <0 0x11f20000 0 0x1000>, + <0 0x11f30000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "gpio", "iocfg_rm", + "iocfg_br", "iocfg_lm", + "iocfg_lb", "iocfg_rt", + "iocfg_lt", "iocfg_tl", + "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 210>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = ; + + mmc0_pins_default: mmc0-0 { + cmd-dat-pins { + pinmux = , + , + , + , + , + , + , + , + ; + input-enable; + mediatek,pull-up-adv = <1>; + }; + clk-pins { + pinmux = ; + mediatek,pull-down-adv = <2>; + }; + rst-pins { + pinmux = ; + mediatek,pull-up-adv = <0>; + }; + }; + }; + + mmc0 { + pinctrl-0 = <&mmc0_pins_default>; + pinctrl-names = "default"; + }; -- 1.7.9.5 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.7 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9C59DC433E0 for ; Thu, 18 Jun 2020 11:45:25 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 73055207E8 for ; Thu, 18 Jun 2020 11:45:25 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="EHQr36Pj"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="KSPLphkk" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 73055207E8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=ovi55lFk7uL/MG3AYdaeztU6zgiWrSkSRYES4NGg2lM=; b=EHQr36PjEOvzwe aPeaD6Ob16d9b24RYH9pqX13uexV72jQfExgRfmD27P3m9bbrLaZa+l9nN1pCtRuCo9D7CQu2hfIc tL+2cImteV2784AHvNpcToZogBCmCsih40em1fiVyLOqUqYFu5M7y+lKJqVtHe2spynTpJ5RLGQ8/ 4bXhK7OEcEBBcIde/5VUZJKBswMJFXZo4ObL9sK51Gzm6jfxYgTkIE2PlgAT+pFebTdMXdl88TCnE l4/piEzG7qDzbVk7ezVURTJ/ihdZWmSRE00vVXmHi8elXUJaLXjqq+HnJoD5PjQTezQ7dxv0BVhqR qpjfAxtvdkk0CS+2XJsw==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jlsyq-0000L9-1W; Thu, 18 Jun 2020 11:45:16 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jlsxm-0007Jp-S8; Thu, 18 Jun 2020 11:44:12 +0000 X-UUID: ba79e400b0c04248b35e8abc1b426831-20200618 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=YOyQ+xNoYb3LVTxsjHvGeSZpfP5WbSuesuRvHY3x/ss=; b=KSPLphkk9G/Z+DRNrWvRtW13llGR9kE1HpuyPWjN+im9c3Mk6jVwmgQQxoIF0tCfxytUL+6k2rVtz4NgVcMwGRjwkJ5KpK+y1x4ripBR4/3MUgTSL3lxjbwAjiulFsp4xoOxBpomO3L9Dk+ax+elvR83PujdMyijLArccHwEjSc=; X-UUID: ba79e400b0c04248b35e8abc1b426831-20200618 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 414446399; Thu, 18 Jun 2020 03:43:55 -0800 Received: from MTKMBS01N2.mediatek.inc (172.21.101.79) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 18 Jun 2020 04:34:03 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 18 Jun 2020 19:34:01 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 18 Jun 2020 19:34:01 +0800 From: Hanks Chen To: Linus Walleij , Rob Herring , Matthias Brugger , "Michael Turquette" , Stephen Boyd , "Sean Wang" Subject: [PATCH v6 1/7] dt-bindings: pinctrl: add bindings for MediaTek MT6779 SoC Date: Thu, 18 Jun 2020 19:33:32 +0800 Message-ID: <1592480018-3340-2-git-send-email-hanks.chen@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1592480018-3340-1-git-send-email-hanks.chen@mediatek.com> References: <1592480018-3340-1-git-send-email-hanks.chen@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 591640295288D394FECD5647B9F01693616AD9C0716C35C57EF74C52D2E77B222000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200618_044410_939785_1D33A2A9 X-CRM114-Status: GOOD ( 13.63 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, CC Hwang , wsd_upstream@mediatek.com, Andy Teng , Loda Chou , linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-mediatek@lists.infradead.org, mtk01761 , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Andy Teng Add devicetree bindings for MediaTek MT6779 pinctrl driver. Signed-off-by: Andy Teng --- .../bindings/pinctrl/mediatek,mt6779-pinctrl.yaml | 210 ++++++++++++++++++++ 1 file changed, 210 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml new file mode 100644 index 0000000..85819a4 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml @@ -0,0 +1,210 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/mediatek,mt6779-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek MT6779 Pin Controller Device Tree Bindings + +maintainers: + - Andy Teng + +description: |+ + The pin controller node should be the child of a syscon node with the + required property: + - compatible: "syscon" + +properties: + compatible: + const: mediatek,mt6779-pinctrl + + reg: + minItems: 9 + maxItems: 9 + description: | + physical address base for gpio-related control registers. + + reg-names: + description: | + GPIO base register names. The names are "gpio", "iocfg_rm", + "iocfg_br", "iocfg_lm", "iocfg_lb", "iocfg_rt", "iocfg_lt", + "iocfg_tl", "eint"; + + gpio-controller: true + + "#gpio-cells": + const: 2 + description: | + Number of cells in GPIO specifier. Since the generic GPIO + binding is used, the amount of cells must be specified as 2. See the below + mentioned gpio binding representation for description of particular cells. + + gpio-ranges: + minItems: 1 + maxItems: 5 + description: | + GPIO valid number range. + + interrupt-controller: true + + interrupts: + maxItems: 1 + description: | + Specifies the summary IRQ. + + "#interrupt-cells": + const: 2 + +required: + - compatible + - reg + - reg-names + - gpio-controller + - "#gpio-cells" + - gpio-ranges + - interrupt-controller + - interrupts + - "#interrupt-cells" + +patternProperties: + '-[0-9]*$': + type: object + patternProperties: + '-pins*$': + type: object + description: | + A pinctrl node should contain at least one subnodes representing the + pinctrl groups available on the machine. Each subnode will list the + pins it needs, and how they should be configured, with regard to muxer + configuration, pullups, drive strength, input enable/disable and input schmitt. + + properties: + pinmux: + description: + integer array, represents gpio pin number and mux setting. + Supported pin number and mux varies for different SoCs, and are defined + as macros in boot/dts/-pinfunc.h directly. + + bias-disable: + type: boolean + + bias-pull-up: + type: boolean + + bias-pull-down: + type: boolean + + input-enable: + type: boolean + + input-disable: + type: boolean + + output-low: + type: boolean + + output-high: + type: boolean + + input-schmitt-enable: + type: boolean + + input-schmitt-disable: + type: boolean + + mediatek,pull-up-adv: + description: | + Pull up setings for 2 pull resistors, R0 and R1. User can + configure those special pins. Valid arguments are described as below: + 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disable. + 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. + 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. + 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - enum: [0, 1, 2, 3] + + mediatek,pull-down-adv: + description: | + Pull down settings for 2 pull resistors, R0 and R1. User can + configure those special pins. Valid arguments are described as below: + 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disable. + 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. + 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. + 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - enum: [0, 1, 2, 3] + + drive-strength: + description: | + Selects the drive strength for the specified pins in mA. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - enum: [2, 4, 6, 8, 10, 12, 14, 16] + + required: + - pinmux + + additionalProperties: false + +additionalProperties: false + +examples: + - | + #include + #include + #include + + pio: pinctrl@10005000 { + compatible = "mediatek,mt6779-pinctrl"; + reg = <0 0x10005000 0 0x1000>, + <0 0x11c20000 0 0x1000>, + <0 0x11d10000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e70000 0 0x1000>, + <0 0x11ea0000 0 0x1000>, + <0 0x11f20000 0 0x1000>, + <0 0x11f30000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "gpio", "iocfg_rm", + "iocfg_br", "iocfg_lm", + "iocfg_lb", "iocfg_rt", + "iocfg_lt", "iocfg_tl", + "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 210>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = ; + + mmc0_pins_default: mmc0-0 { + cmd-dat-pins { + pinmux = , + , + , + , + , + , + , + , + ; + input-enable; + mediatek,pull-up-adv = <1>; + }; + clk-pins { + pinmux = ; + mediatek,pull-down-adv = <2>; + }; + rst-pins { + pinmux = ; + mediatek,pull-up-adv = <0>; + }; + }; + }; + + mmc0 { + pinctrl-0 = <&mmc0_pins_default>; + pinctrl-names = "default"; + }; -- 1.7.9.5 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel