From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.1 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0B99DC433DF for ; Sat, 4 Jul 2020 03:34:51 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id D7E9120899 for ; Sat, 4 Jul 2020 03:34:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1593833690; bh=PDIBYueK7LZQ8c7YCVlvZL/RUPPUJ/aFxYisblYMgz0=; h=From:To:Cc:Subject:Date:In-Reply-To:References:List-ID:From; b=mcuXKHYE64/jQ8C6uW9z63sXzd1shcm5MMpCEDsT58eGKWqpBOTHK9I5aFMdelkXn f+ulVreg7K9vuOnlq4yTJreR9JjcFJBXnZtdx3pWN7VlZAAV3yCVGzSCxCiLbRpCPs RiEv+2pN71pRh4TM4ZwMgG4Il1e2pXfDa7mD1PTM= Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727080AbgGDDeu (ORCPT ); Fri, 3 Jul 2020 23:34:50 -0400 Received: from mail.kernel.org ([198.145.29.99]:48330 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726501AbgGDDeu (ORCPT ); Fri, 3 Jul 2020 23:34:50 -0400 Received: from localhost.localdomain (89.208.247.74.16clouds.com [89.208.247.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id DE393208C7; Sat, 4 Jul 2020 03:34:46 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1593833689; bh=PDIBYueK7LZQ8c7YCVlvZL/RUPPUJ/aFxYisblYMgz0=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=GQW1YBe5DUEiLsC5bWbT9zQIENvo2GlhH3YpOrmDjxdqyZhktjnr1xiJLVtWG5gU9 VjREVITtGiQvkCzUZOk/6ndGbk32AczZFctzFXTVWk6IxLvyU2y9pL8ETOxuU99LgQ GHm1VYQVGbn3afCOI04zRzYgTieuOFjhhQh6WprQ= From: guoren@kernel.org To: palmerdabbelt@google.com, paul.walmsley@sifive.com, anup@brainfault.org, greentime.hu@sifive.com, zong.li@sifive.com, me@packi.ch, bjorn.topel@gmail.com, atish.patra@wdc.com Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-csky@vger.kernel.org, guoren@kernel.org, Guo Ren Subject: [PATCH V1 2/5] RISC-V: Implement ptrace regs and stack API Date: Sat, 4 Jul 2020 03:34:16 +0000 Message-Id: <1593833659-26224-3-git-send-email-guoren@kernel.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1593833659-26224-1-git-send-email-guoren@kernel.org> References: <1593833659-26224-1-git-send-email-guoren@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-csky-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-csky@vger.kernel.org From: Patrick Stählin Needed for kprobes support. Copied and adapted from arm64 code. Guo Ren fixup pt_regs type for linux-5.8-rc1. Signed-off-by: Patrick Stählin Signed-off-by: Guo Ren --- arch/riscv/Kconfig | 1 + arch/riscv/include/asm/ptrace.h | 29 ++++++++++++ arch/riscv/kernel/ptrace.c | 99 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 129 insertions(+) diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig index 128192e..58d6f66 100644 --- a/arch/riscv/Kconfig +++ b/arch/riscv/Kconfig @@ -76,6 +76,7 @@ config RISCV select SPARSE_IRQ select SYSCTL_EXCEPTION_TRACE select THREAD_INFO_IN_TASK + select HAVE_REGS_AND_STACK_ACCESS_API config ARCH_MMAP_RND_BITS_MIN default 18 if 64BIT diff --git a/arch/riscv/include/asm/ptrace.h b/arch/riscv/include/asm/ptrace.h index ee49f80..23372bb 100644 --- a/arch/riscv/include/asm/ptrace.h +++ b/arch/riscv/include/asm/ptrace.h @@ -8,6 +8,7 @@ #include #include +#include #ifndef __ASSEMBLY__ @@ -60,6 +61,7 @@ struct pt_regs { #define user_mode(regs) (((regs)->status & SR_PP) == 0) +#define MAX_REG_OFFSET offsetof(struct pt_regs, orig_a0) /* Helpers for working with the instruction pointer */ static inline unsigned long instruction_pointer(struct pt_regs *regs) @@ -85,6 +87,12 @@ static inline void user_stack_pointer_set(struct pt_regs *regs, regs->sp = val; } +/* Valid only for Kernel mode traps. */ +static inline unsigned long kernel_stack_pointer(struct pt_regs *regs) +{ + return regs->sp; +} + /* Helpers for working with the frame pointer */ static inline unsigned long frame_pointer(struct pt_regs *regs) { @@ -101,6 +109,27 @@ static inline unsigned long regs_return_value(struct pt_regs *regs) return regs->a0; } +extern int regs_query_register_offset(const char *name); +extern unsigned long regs_get_kernel_stack_nth(struct pt_regs *regs, + unsigned int n); + +/** + * regs_get_register() - get register value from its offset + * @regs: pt_regs from which register value is gotten + * @offset: offset of the register. + * + * regs_get_register returns the value of a register whose offset from @regs. + * The @offset is the offset of the register in struct pt_regs. + * If @offset is bigger than MAX_REG_OFFSET, this returns 0. + */ +static inline unsigned long regs_get_register(struct pt_regs *regs, + unsigned int offset) +{ + if (unlikely(offset > MAX_REG_OFFSET)) + return 0; + + return *(unsigned long *)((unsigned long)regs + offset); +} #endif /* __ASSEMBLY__ */ #endif /* _ASM_RISCV_PTRACE_H */ diff --git a/arch/riscv/kernel/ptrace.c b/arch/riscv/kernel/ptrace.c index 444dc7b..a11c692 100644 --- a/arch/riscv/kernel/ptrace.c +++ b/arch/riscv/kernel/ptrace.c @@ -125,6 +125,105 @@ const struct user_regset_view *task_user_regset_view(struct task_struct *task) return &riscv_user_native_view; } +struct pt_regs_offset { + const char *name; + int offset; +}; + +#define REG_OFFSET_NAME(r) {.name = #r, .offset = offsetof(struct pt_regs, r)} +#define REG_OFFSET_END {.name = NULL, .offset = 0} + +static const struct pt_regs_offset regoffset_table[] = { + REG_OFFSET_NAME(epc), + REG_OFFSET_NAME(ra), + REG_OFFSET_NAME(sp), + REG_OFFSET_NAME(gp), + REG_OFFSET_NAME(tp), + REG_OFFSET_NAME(t0), + REG_OFFSET_NAME(t1), + REG_OFFSET_NAME(t2), + REG_OFFSET_NAME(s0), + REG_OFFSET_NAME(s1), + REG_OFFSET_NAME(a0), + REG_OFFSET_NAME(a1), + REG_OFFSET_NAME(a2), + REG_OFFSET_NAME(a3), + REG_OFFSET_NAME(a4), + REG_OFFSET_NAME(a5), + REG_OFFSET_NAME(a6), + REG_OFFSET_NAME(a7), + REG_OFFSET_NAME(s2), + REG_OFFSET_NAME(s3), + REG_OFFSET_NAME(s4), + REG_OFFSET_NAME(s5), + REG_OFFSET_NAME(s6), + REG_OFFSET_NAME(s7), + REG_OFFSET_NAME(s8), + REG_OFFSET_NAME(s9), + REG_OFFSET_NAME(s10), + REG_OFFSET_NAME(s11), + REG_OFFSET_NAME(t3), + REG_OFFSET_NAME(t4), + REG_OFFSET_NAME(t5), + REG_OFFSET_NAME(t6), + REG_OFFSET_NAME(status), + REG_OFFSET_NAME(badaddr), + REG_OFFSET_NAME(cause), + REG_OFFSET_NAME(orig_a0), + REG_OFFSET_END, +}; + +/** + * regs_query_register_offset() - query register offset from its name + * @name: the name of a register + * + * regs_query_register_offset() returns the offset of a register in struct + * pt_regs from its name. If the name is invalid, this returns -EINVAL; + */ +int regs_query_register_offset(const char *name) +{ + const struct pt_regs_offset *roff; + + for (roff = regoffset_table; roff->name != NULL; roff++) + if (!strcmp(roff->name, name)) + return roff->offset; + return -EINVAL; +} + +/** + * regs_within_kernel_stack() - check the address in the stack + * @regs: pt_regs which contains kernel stack pointer. + * @addr: address which is checked. + * + * regs_within_kernel_stack() checks @addr is within the kernel stack page(s). + * If @addr is within the kernel stack, it returns true. If not, returns false. + */ +static bool regs_within_kernel_stack(struct pt_regs *regs, unsigned long addr) +{ + return (addr & ~(THREAD_SIZE - 1)) == + (kernel_stack_pointer(regs) & ~(THREAD_SIZE - 1)); +} + +/** + * regs_get_kernel_stack_nth() - get Nth entry of the stack + * @regs: pt_regs which contains kernel stack pointer. + * @n: stack entry number. + * + * regs_get_kernel_stack_nth() returns @n th entry of the kernel stack which + * is specified by @regs. If the @n th entry is NOT in the kernel stack, + * this returns 0. + */ +unsigned long regs_get_kernel_stack_nth(struct pt_regs *regs, unsigned int n) +{ + unsigned long *addr = (unsigned long *)kernel_stack_pointer(regs); + + addr += n; + if (regs_within_kernel_stack(regs, (unsigned long)addr)) + return *addr; + else + return 0; +} + void ptrace_disable(struct task_struct *child) { clear_tsk_thread_flag(child, TIF_SYSCALL_TRACE); -- 2.7.4 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE, SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3E4D5C433E0 for ; Sat, 4 Jul 2020 03:35:00 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 0F04A20899 for ; Sat, 4 Jul 2020 03:35:00 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="dsfmzqNr"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=kernel.org header.i=@kernel.org header.b="GQW1YBe5" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 0F04A20899 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=RivNaaN7Ib+PmVFhJY4BFkVFTx3K+7QDgFeZDwD39Oo=; b=dsfmzqNrHbjLqkjJS11NQcWbY +ZFUVA0stAa8UoH5aZN8bMCFyW98/OPY0K/0wo+mYKndGdxAte4he8Z8yrlmS/6Arye7PJQF8nXHv N/jniqu1gmnV2TyifhOEEjhI4cnNz8QVJK70JSAl3/dgn5BVTkUJ6j05KZTsXoN+LvI8halea5wNK E50WsxDEkRHht/+hVqf87m6wuYTbxH1gXQeg96EPyvskFiKCnzDMxkmd9t7KBhcs8tOpNqhHwxcKP N8bX6ZPbqfCzgCixL2YKPMRXfnf5SqawlBOlmjb4JXOxwT6tewiMF2EEpRrgkDMfPbRAhFzpw/0lO 11t5QN4Lw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jrYx2-0007qE-KM; Sat, 04 Jul 2020 03:34:52 +0000 Received: from mail.kernel.org ([198.145.29.99]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jrYx0-0007pY-2f for linux-riscv@lists.infradead.org; Sat, 04 Jul 2020 03:34:50 +0000 Received: from localhost.localdomain (89.208.247.74.16clouds.com [89.208.247.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id DE393208C7; Sat, 4 Jul 2020 03:34:46 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1593833689; bh=PDIBYueK7LZQ8c7YCVlvZL/RUPPUJ/aFxYisblYMgz0=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=GQW1YBe5DUEiLsC5bWbT9zQIENvo2GlhH3YpOrmDjxdqyZhktjnr1xiJLVtWG5gU9 VjREVITtGiQvkCzUZOk/6ndGbk32AczZFctzFXTVWk6IxLvyU2y9pL8ETOxuU99LgQ GHm1VYQVGbn3afCOI04zRzYgTieuOFjhhQh6WprQ= From: guoren@kernel.org To: palmerdabbelt@google.com, paul.walmsley@sifive.com, anup@brainfault.org, greentime.hu@sifive.com, zong.li@sifive.com, me@packi.ch, bjorn.topel@gmail.com, atish.patra@wdc.com Subject: [PATCH V1 2/5] RISC-V: Implement ptrace regs and stack API Date: Sat, 4 Jul 2020 03:34:16 +0000 Message-Id: <1593833659-26224-3-git-send-email-guoren@kernel.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1593833659-26224-1-git-send-email-guoren@kernel.org> References: <1593833659-26224-1-git-send-email-guoren@kernel.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200703_233450_287163_764F0390 X-CRM114-Status: GOOD ( 18.94 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: linux-riscv@lists.infradead.org, Guo Ren , guoren@kernel.org, linux-kernel@vger.kernel.org, linux-csky@vger.kernel.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org RnJvbTogUGF0cmljayBTdMOkaGxpbiA8bWVAcGFja2kuY2g+CgpOZWVkZWQgZm9yIGtwcm9iZXMg c3VwcG9ydC4gQ29waWVkIGFuZCBhZGFwdGVkIGZyb20gYXJtNjQgY29kZS4KCkd1byBSZW4gZml4 dXAgcHRfcmVncyB0eXBlIGZvciBsaW51eC01LjgtcmMxLgoKU2lnbmVkLW9mZi1ieTogUGF0cmlj ayBTdMOkaGxpbiA8bWVAcGFja2kuY2g+ClNpZ25lZC1vZmYtYnk6IEd1byBSZW4gPGd1b3JlbkBs aW51eC5hbGliYWJhLmNvbT4KLS0tCiBhcmNoL3Jpc2N2L0tjb25maWcgICAgICAgICAgICAgIHwg IDEgKwogYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9wdHJhY2UuaCB8IDI5ICsrKysrKysrKysrKwog YXJjaC9yaXNjdi9rZXJuZWwvcHRyYWNlLmMgICAgICB8IDk5ICsrKysrKysrKysrKysrKysrKysr KysrKysrKysrKysrKysrKysrKysrCiAzIGZpbGVzIGNoYW5nZWQsIDEyOSBpbnNlcnRpb25zKCsp CgpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9LY29uZmlnIGIvYXJjaC9yaXNjdi9LY29uZmlnCmlu ZGV4IDEyODE5MmUuLjU4ZDZmNjYgMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3YvS2NvbmZpZworKysg Yi9hcmNoL3Jpc2N2L0tjb25maWcKQEAgLTc2LDYgKzc2LDcgQEAgY29uZmlnIFJJU0NWCiAJc2Vs ZWN0IFNQQVJTRV9JUlEKIAlzZWxlY3QgU1lTQ1RMX0VYQ0VQVElPTl9UUkFDRQogCXNlbGVjdCBU SFJFQURfSU5GT19JTl9UQVNLCisJc2VsZWN0IEhBVkVfUkVHU19BTkRfU1RBQ0tfQUNDRVNTX0FQ SQogCiBjb25maWcgQVJDSF9NTUFQX1JORF9CSVRTX01JTgogCWRlZmF1bHQgMTggaWYgNjRCSVQK ZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vcHRyYWNlLmggYi9hcmNoL3Jpc2N2 L2luY2x1ZGUvYXNtL3B0cmFjZS5oCmluZGV4IGVlNDlmODAuLjIzMzcyYmIgMTAwNjQ0Ci0tLSBh L2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vcHRyYWNlLmgKKysrIGIvYXJjaC9yaXNjdi9pbmNsdWRl L2FzbS9wdHJhY2UuaApAQCAtOCw2ICs4LDcgQEAKIAogI2luY2x1ZGUgPHVhcGkvYXNtL3B0cmFj ZS5oPgogI2luY2x1ZGUgPGFzbS9jc3IuaD4KKyNpbmNsdWRlIDxsaW51eC9jb21waWxlci5oPgog CiAjaWZuZGVmIF9fQVNTRU1CTFlfXwogCkBAIC02MCw2ICs2MSw3IEBAIHN0cnVjdCBwdF9yZWdz IHsKIAogI2RlZmluZSB1c2VyX21vZGUocmVncykgKCgocmVncyktPnN0YXR1cyAmIFNSX1BQKSA9 PSAwKQogCisjZGVmaW5lIE1BWF9SRUdfT0ZGU0VUIG9mZnNldG9mKHN0cnVjdCBwdF9yZWdzLCBv cmlnX2EwKQogCiAvKiBIZWxwZXJzIGZvciB3b3JraW5nIHdpdGggdGhlIGluc3RydWN0aW9uIHBv aW50ZXIgKi8KIHN0YXRpYyBpbmxpbmUgdW5zaWduZWQgbG9uZyBpbnN0cnVjdGlvbl9wb2ludGVy KHN0cnVjdCBwdF9yZWdzICpyZWdzKQpAQCAtODUsNiArODcsMTIgQEAgc3RhdGljIGlubGluZSB2 b2lkIHVzZXJfc3RhY2tfcG9pbnRlcl9zZXQoc3RydWN0IHB0X3JlZ3MgKnJlZ3MsCiAJcmVncy0+ c3AgPSAgdmFsOwogfQogCisvKiBWYWxpZCBvbmx5IGZvciBLZXJuZWwgbW9kZSB0cmFwcy4gKi8K K3N0YXRpYyBpbmxpbmUgdW5zaWduZWQgbG9uZyBrZXJuZWxfc3RhY2tfcG9pbnRlcihzdHJ1Y3Qg cHRfcmVncyAqcmVncykKK3sKKwlyZXR1cm4gcmVncy0+c3A7Cit9CisKIC8qIEhlbHBlcnMgZm9y IHdvcmtpbmcgd2l0aCB0aGUgZnJhbWUgcG9pbnRlciAqLwogc3RhdGljIGlubGluZSB1bnNpZ25l ZCBsb25nIGZyYW1lX3BvaW50ZXIoc3RydWN0IHB0X3JlZ3MgKnJlZ3MpCiB7CkBAIC0xMDEsNiAr MTA5LDI3IEBAIHN0YXRpYyBpbmxpbmUgdW5zaWduZWQgbG9uZyByZWdzX3JldHVybl92YWx1ZShz dHJ1Y3QgcHRfcmVncyAqcmVncykKIAlyZXR1cm4gcmVncy0+YTA7CiB9CiAKK2V4dGVybiBpbnQg cmVnc19xdWVyeV9yZWdpc3Rlcl9vZmZzZXQoY29uc3QgY2hhciAqbmFtZSk7CitleHRlcm4gdW5z aWduZWQgbG9uZyByZWdzX2dldF9rZXJuZWxfc3RhY2tfbnRoKHN0cnVjdCBwdF9yZWdzICpyZWdz LAorCQkJCQkgICAgICAgdW5zaWduZWQgaW50IG4pOworCisvKioKKyAqIHJlZ3NfZ2V0X3JlZ2lz dGVyKCkgLSBnZXQgcmVnaXN0ZXIgdmFsdWUgZnJvbSBpdHMgb2Zmc2V0CisgKiBAcmVnczoJcHRf cmVncyBmcm9tIHdoaWNoIHJlZ2lzdGVyIHZhbHVlIGlzIGdvdHRlbgorICogQG9mZnNldDoJb2Zm c2V0IG9mIHRoZSByZWdpc3Rlci4KKyAqCisgKiByZWdzX2dldF9yZWdpc3RlciByZXR1cm5zIHRo ZSB2YWx1ZSBvZiBhIHJlZ2lzdGVyIHdob3NlIG9mZnNldCBmcm9tIEByZWdzLgorICogVGhlIEBv ZmZzZXQgaXMgdGhlIG9mZnNldCBvZiB0aGUgcmVnaXN0ZXIgaW4gc3RydWN0IHB0X3JlZ3MuCisg KiBJZiBAb2Zmc2V0IGlzIGJpZ2dlciB0aGFuIE1BWF9SRUdfT0ZGU0VULCB0aGlzIHJldHVybnMg MC4KKyAqLworc3RhdGljIGlubGluZSB1bnNpZ25lZCBsb25nIHJlZ3NfZ2V0X3JlZ2lzdGVyKHN0 cnVjdCBwdF9yZWdzICpyZWdzLAorCQkJCQkgICAgICB1bnNpZ25lZCBpbnQgb2Zmc2V0KQorewor CWlmICh1bmxpa2VseShvZmZzZXQgPiBNQVhfUkVHX09GRlNFVCkpCisJCXJldHVybiAwOworCisJ cmV0dXJuICoodW5zaWduZWQgbG9uZyAqKSgodW5zaWduZWQgbG9uZylyZWdzICsgb2Zmc2V0KTsK K30KICNlbmRpZiAvKiBfX0FTU0VNQkxZX18gKi8KIAogI2VuZGlmIC8qIF9BU01fUklTQ1ZfUFRS QUNFX0ggKi8KZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3Yva2VybmVsL3B0cmFjZS5jIGIvYXJjaC9y aXNjdi9rZXJuZWwvcHRyYWNlLmMKaW5kZXggNDQ0ZGM3Yi4uYTExYzY5MiAxMDA2NDQKLS0tIGEv YXJjaC9yaXNjdi9rZXJuZWwvcHRyYWNlLmMKKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvcHRyYWNl LmMKQEAgLTEyNSw2ICsxMjUsMTA1IEBAIGNvbnN0IHN0cnVjdCB1c2VyX3JlZ3NldF92aWV3ICp0 YXNrX3VzZXJfcmVnc2V0X3ZpZXcoc3RydWN0IHRhc2tfc3RydWN0ICp0YXNrKQogCXJldHVybiAm cmlzY3ZfdXNlcl9uYXRpdmVfdmlldzsKIH0KIAorc3RydWN0IHB0X3JlZ3Nfb2Zmc2V0IHsKKwlj b25zdCBjaGFyICpuYW1lOworCWludCBvZmZzZXQ7Cit9OworCisjZGVmaW5lIFJFR19PRkZTRVRf TkFNRShyKSB7Lm5hbWUgPSAjciwgLm9mZnNldCA9IG9mZnNldG9mKHN0cnVjdCBwdF9yZWdzLCBy KX0KKyNkZWZpbmUgUkVHX09GRlNFVF9FTkQgey5uYW1lID0gTlVMTCwgLm9mZnNldCA9IDB9CisK K3N0YXRpYyBjb25zdCBzdHJ1Y3QgcHRfcmVnc19vZmZzZXQgcmVnb2Zmc2V0X3RhYmxlW10gPSB7 CisJUkVHX09GRlNFVF9OQU1FKGVwYyksCisJUkVHX09GRlNFVF9OQU1FKHJhKSwKKwlSRUdfT0ZG U0VUX05BTUUoc3ApLAorCVJFR19PRkZTRVRfTkFNRShncCksCisJUkVHX09GRlNFVF9OQU1FKHRw KSwKKwlSRUdfT0ZGU0VUX05BTUUodDApLAorCVJFR19PRkZTRVRfTkFNRSh0MSksCisJUkVHX09G RlNFVF9OQU1FKHQyKSwKKwlSRUdfT0ZGU0VUX05BTUUoczApLAorCVJFR19PRkZTRVRfTkFNRShz MSksCisJUkVHX09GRlNFVF9OQU1FKGEwKSwKKwlSRUdfT0ZGU0VUX05BTUUoYTEpLAorCVJFR19P RkZTRVRfTkFNRShhMiksCisJUkVHX09GRlNFVF9OQU1FKGEzKSwKKwlSRUdfT0ZGU0VUX05BTUUo YTQpLAorCVJFR19PRkZTRVRfTkFNRShhNSksCisJUkVHX09GRlNFVF9OQU1FKGE2KSwKKwlSRUdf T0ZGU0VUX05BTUUoYTcpLAorCVJFR19PRkZTRVRfTkFNRShzMiksCisJUkVHX09GRlNFVF9OQU1F KHMzKSwKKwlSRUdfT0ZGU0VUX05BTUUoczQpLAorCVJFR19PRkZTRVRfTkFNRShzNSksCisJUkVH X09GRlNFVF9OQU1FKHM2KSwKKwlSRUdfT0ZGU0VUX05BTUUoczcpLAorCVJFR19PRkZTRVRfTkFN RShzOCksCisJUkVHX09GRlNFVF9OQU1FKHM5KSwKKwlSRUdfT0ZGU0VUX05BTUUoczEwKSwKKwlS RUdfT0ZGU0VUX05BTUUoczExKSwKKwlSRUdfT0ZGU0VUX05BTUUodDMpLAorCVJFR19PRkZTRVRf TkFNRSh0NCksCisJUkVHX09GRlNFVF9OQU1FKHQ1KSwKKwlSRUdfT0ZGU0VUX05BTUUodDYpLAor CVJFR19PRkZTRVRfTkFNRShzdGF0dXMpLAorCVJFR19PRkZTRVRfTkFNRShiYWRhZGRyKSwKKwlS RUdfT0ZGU0VUX05BTUUoY2F1c2UpLAorCVJFR19PRkZTRVRfTkFNRShvcmlnX2EwKSwKKwlSRUdf T0ZGU0VUX0VORCwKK307CisKKy8qKgorICogcmVnc19xdWVyeV9yZWdpc3Rlcl9vZmZzZXQoKSAt IHF1ZXJ5IHJlZ2lzdGVyIG9mZnNldCBmcm9tIGl0cyBuYW1lCisgKiBAbmFtZToJdGhlIG5hbWUg b2YgYSByZWdpc3RlcgorICoKKyAqIHJlZ3NfcXVlcnlfcmVnaXN0ZXJfb2Zmc2V0KCkgcmV0dXJu cyB0aGUgb2Zmc2V0IG9mIGEgcmVnaXN0ZXIgaW4gc3RydWN0CisgKiBwdF9yZWdzIGZyb20gaXRz IG5hbWUuIElmIHRoZSBuYW1lIGlzIGludmFsaWQsIHRoaXMgcmV0dXJucyAtRUlOVkFMOworICov CitpbnQgcmVnc19xdWVyeV9yZWdpc3Rlcl9vZmZzZXQoY29uc3QgY2hhciAqbmFtZSkKK3sKKwlj b25zdCBzdHJ1Y3QgcHRfcmVnc19vZmZzZXQgKnJvZmY7CisKKwlmb3IgKHJvZmYgPSByZWdvZmZz ZXRfdGFibGU7IHJvZmYtPm5hbWUgIT0gTlVMTDsgcm9mZisrKQorCQlpZiAoIXN0cmNtcChyb2Zm LT5uYW1lLCBuYW1lKSkKKwkJCXJldHVybiByb2ZmLT5vZmZzZXQ7CisJcmV0dXJuIC1FSU5WQUw7 Cit9CisKKy8qKgorICogcmVnc193aXRoaW5fa2VybmVsX3N0YWNrKCkgLSBjaGVjayB0aGUgYWRk cmVzcyBpbiB0aGUgc3RhY2sKKyAqIEByZWdzOiAgICAgIHB0X3JlZ3Mgd2hpY2ggY29udGFpbnMg a2VybmVsIHN0YWNrIHBvaW50ZXIuCisgKiBAYWRkcjogICAgICBhZGRyZXNzIHdoaWNoIGlzIGNo ZWNrZWQuCisgKgorICogcmVnc193aXRoaW5fa2VybmVsX3N0YWNrKCkgY2hlY2tzIEBhZGRyIGlz IHdpdGhpbiB0aGUga2VybmVsIHN0YWNrIHBhZ2UocykuCisgKiBJZiBAYWRkciBpcyB3aXRoaW4g dGhlIGtlcm5lbCBzdGFjaywgaXQgcmV0dXJucyB0cnVlLiBJZiBub3QsIHJldHVybnMgZmFsc2Uu CisgKi8KK3N0YXRpYyBib29sIHJlZ3Nfd2l0aGluX2tlcm5lbF9zdGFjayhzdHJ1Y3QgcHRfcmVn cyAqcmVncywgdW5zaWduZWQgbG9uZyBhZGRyKQoreworCXJldHVybiAoYWRkciAmIH4oVEhSRUFE X1NJWkUgLSAxKSkgID09CisJCShrZXJuZWxfc3RhY2tfcG9pbnRlcihyZWdzKSAmIH4oVEhSRUFE X1NJWkUgLSAxKSk7Cit9CisKKy8qKgorICogcmVnc19nZXRfa2VybmVsX3N0YWNrX250aCgpIC0g Z2V0IE50aCBlbnRyeSBvZiB0aGUgc3RhY2sKKyAqIEByZWdzOglwdF9yZWdzIHdoaWNoIGNvbnRh aW5zIGtlcm5lbCBzdGFjayBwb2ludGVyLgorICogQG46CQlzdGFjayBlbnRyeSBudW1iZXIuCisg KgorICogcmVnc19nZXRfa2VybmVsX3N0YWNrX250aCgpIHJldHVybnMgQG4gdGggZW50cnkgb2Yg dGhlIGtlcm5lbCBzdGFjayB3aGljaAorICogaXMgc3BlY2lmaWVkIGJ5IEByZWdzLiBJZiB0aGUg QG4gdGggZW50cnkgaXMgTk9UIGluIHRoZSBrZXJuZWwgc3RhY2ssCisgKiB0aGlzIHJldHVybnMg MC4KKyAqLwordW5zaWduZWQgbG9uZyByZWdzX2dldF9rZXJuZWxfc3RhY2tfbnRoKHN0cnVjdCBw dF9yZWdzICpyZWdzLCB1bnNpZ25lZCBpbnQgbikKK3sKKwl1bnNpZ25lZCBsb25nICphZGRyID0g KHVuc2lnbmVkIGxvbmcgKilrZXJuZWxfc3RhY2tfcG9pbnRlcihyZWdzKTsKKworCWFkZHIgKz0g bjsKKwlpZiAocmVnc193aXRoaW5fa2VybmVsX3N0YWNrKHJlZ3MsICh1bnNpZ25lZCBsb25nKWFk ZHIpKQorCQlyZXR1cm4gKmFkZHI7CisJZWxzZQorCQlyZXR1cm4gMDsKK30KKwogdm9pZCBwdHJh Y2VfZGlzYWJsZShzdHJ1Y3QgdGFza19zdHJ1Y3QgKmNoaWxkKQogewogCWNsZWFyX3Rza190aHJl YWRfZmxhZyhjaGlsZCwgVElGX1NZU0NBTExfVFJBQ0UpOwotLSAKMi43LjQKCgpfX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1yaXNjdiBtYWlsaW5n IGxpc3QKbGludXgtcmlzY3ZAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFk ZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LXJpc2N2Cg==