From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.3 required=3.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED, USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id ADA6FC433E1 for ; Mon, 13 Jul 2020 06:55:58 +0000 (UTC) Received: from fraxinus.osuosl.org (smtp4.osuosl.org [140.211.166.137]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 77F1720791 for ; Mon, 13 Jul 2020 06:55:58 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="ZUl5wrov" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 77F1720791 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=iommu-bounces@lists.linux-foundation.org Received: from localhost (localhost [127.0.0.1]) by fraxinus.osuosl.org (Postfix) with ESMTP id 558BA87621; Mon, 13 Jul 2020 06:55:58 +0000 (UTC) X-Virus-Scanned: amavisd-new at osuosl.org Received: from fraxinus.osuosl.org ([127.0.0.1]) by localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id 1aL7X2xM_l9X; Mon, 13 Jul 2020 06:55:57 +0000 (UTC) Received: from lists.linuxfoundation.org (lf-lists.osuosl.org [140.211.9.56]) by fraxinus.osuosl.org (Postfix) with ESMTP id A8575875FB; Mon, 13 Jul 2020 06:55:57 +0000 (UTC) Received: from lf-lists.osuosl.org (localhost [127.0.0.1]) by lists.linuxfoundation.org (Postfix) with ESMTP id 8CE50C0894; Mon, 13 Jul 2020 06:55:57 +0000 (UTC) Received: from silver.osuosl.org (smtp3.osuosl.org [140.211.166.136]) by lists.linuxfoundation.org (Postfix) with ESMTP id 958C5C0733 for ; Mon, 13 Jul 2020 06:55:56 +0000 (UTC) Received: from localhost (localhost [127.0.0.1]) by silver.osuosl.org (Postfix) with ESMTP id 6B37E262BC for ; Mon, 13 Jul 2020 06:55:56 +0000 (UTC) X-Virus-Scanned: amavisd-new at osuosl.org Received: from silver.osuosl.org ([127.0.0.1]) by localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id X4WOAz8hzHgY for ; Mon, 13 Jul 2020 06:55:55 +0000 (UTC) X-Greylist: from auto-whitelisted by SQLgrey-1.7.6 Received: from mailgw02.mediatek.com (unknown [1.203.163.81]) by silver.osuosl.org (Postfix) with ESMTP id EC56D24B78 for ; Mon, 13 Jul 2020 06:55:53 +0000 (UTC) X-UUID: 01f36fb1f18047b4bc30c942acc95743-20200713 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=3fTv0ya9+6e1JsaEzRkR7OFnJZ1h0+BVwHRIgcNxfp8=; b=ZUl5wrov0eQwif2lntsupXa+ZHmNIi0oaiz62ks6llG27X5NlH50QLIKBDrRSw7Lm+zOUJRvZp7GUB2nx8XSuwD1cTC84Xc1CVI1b2darBNBtLLikV5HG7MmxifcLOb8slI1tWli759VdoVETn4flVOU5v2Ur/1WoqaTv4uGm28=; X-UUID: 01f36fb1f18047b4bc30c942acc95743-20200713 Received: from mtkcas32.mediatek.inc [(172.27.4.253)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 602200238; Mon, 13 Jul 2020 14:55:47 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS32N2.mediatek.inc (172.27.4.72) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Jul 2020 14:55:46 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 13 Jul 2020 14:55:44 +0800 Message-ID: <1594623299.16172.29.camel@mhfsdcap03> Subject: Re: [PATCH 04/21] dt-binding: mediatek: Add binding for mt8192 IOMMU and SMI From: Yong Wu To: Pi-Hsun Shih Date: Mon, 13 Jul 2020 14:54:59 +0800 In-Reply-To: References: <20200711064846.16007-1-yong.wu@mediatek.com> <20200711064846.16007-5-yong.wu@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 533535A6522B7AB06F6A5C489515BEA97381B42424A0490A05D20470D84F27B32000:8 X-MTK: N Cc: Youlin Pei =?UTF-8?Q?=28=E8=A3=B4=E5=8F=8B=E6=9E=97=29?= , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Nicolas Boichat , cui.zhang@mediatek.com, srv_heupstream@mediatek.com, chao.hao@mediatek.com, Robin Murphy , open list , Evan Green , Tomasz Figa , iommu@lists.linux-foundation.org, Rob Herring , "moderated list:ARM/Mediatek SoC support" , Matthias Brugger , ming-fan.chen@mediatek.com, anan.sun@mediatek.com, Will Deacon , "moderated list:ARM/Mediatek SoC support" X-BeenThere: iommu@lists.linux-foundation.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: Development issues for Linux IOMMU support List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Errors-To: iommu-bounces@lists.linux-foundation.org Sender: "iommu" On Mon, 2020-07-13 at 13:36 +0800, Pi-Hsun Shih wrote: > On Sat, Jul 11, 2020 at 2:50 PM Yong Wu wrote: > > > > This patch adds decriptions for mt8192 IOMMU and SMI. > > > > mt8192 also is MTK IOMMU gen2 which uses ARM Short-Descriptor translation > > table format. The M4U-SMI HW diagram is as below: > > > > EMI > > | > > M4U > > | > > ------------ > > SMI Common > > ------------ > > | > > +-------+------+------+----------------------+-------+ > > | | | | ...... | | > > | | | | | | > > larb0 larb1 larb2 larb4 ...... larb19 larb20 > > disp0 disp1 mdp vdec IPE IPE > > > > All the connections are HW fixed, SW can NOT adjust it. > > > > mt8192 M4U support 0~16GB iova range. we preassign different engines > > into different iova ranges: > > > > domain-id module iova-range larbs > > 0 disp 0 ~ 4G larb0/1 > > 1 vcodec 4G ~ 8G larb4/5/7 > > 2 cam/mdp 8G ~ 12G larb2/9/11/13/14/16/17/18/19/20 > > 3 CCU0 0x4000_0000 ~ 0x43ff_ffff larb13: port 9/10 > > 4 CCU1 0x4400_0000 ~ 0x47ff_ffff larb14: port 4/5 > > > > The iova range for CCU0/1(camera control unit) is HW requirement. > > > > Signed-off-by: Yong Wu > > --- > > .../bindings/iommu/mediatek,iommu.txt | 8 +- > > .../mediatek,smi-common.txt | 5 +- > > .../memory-controllers/mediatek,smi-larb.txt | 3 +- > > include/dt-bindings/memory/mt8192-larb-port.h | 237 ++++++++++++++++++ > > 4 files changed, 247 insertions(+), 6 deletions(-) > > create mode 100644 include/dt-bindings/memory/mt8192-larb-port.h > > ... > > diff --git a/include/dt-bindings/memory/mt8192-larb-port.h b/include/dt-bindings/memory/mt8192-larb-port.h > > new file mode 100644 > > index 000000000000..fbe0d5d50f1c > > --- /dev/null > > +++ b/include/dt-bindings/memory/mt8192-larb-port.h > > ... > > +/* larb7 */ > > +#define M4U_PORT_L7_VENC_RCPU MTK_M4U_DOM_ID(1, 7, 0) > > +#define M4U_PORT_L7_VENC_REC MTK_M4U_DOM_ID(1, 7, 1) > > +#define M4U_PORT_L7_VENC_BSDMA MTK_M4U_DOM_ID(1, 7, 2) > > +#define M4U_PORT_L7_VENC_SV_COMV MTK_M4U_DOM_ID(1, 7, 3) > > +#define M4U_PORT_L7_VENC_RD_COMV MTK_M4U_DOM_ID(1, 7, 4) > > +#define M4U_PORT_L7_VENC_CUR_LUMA MTK_M4U_DOM_ID(1, 7, 5) > > +#define M4U_PORT_L7_VENC_CUR_CHROMA MTK_M4U_DOM_ID(1, 7, 6) > > +#define M4U_PORT_L7_VENC_REF_LUMA MTK_M4U_DOM_ID(1, 7, 7) > > +#define M4U_PORT_L7_VENC_REF_CHROMA MTK_M4U_DOM_ID(1, 7, 8) > > +#define M4U_PORT_L7_JPGENC_Y_RDMA MTK_M4U_DOM_ID(1, 7, 9) > > +#define M4U_PORT_L7_JPGENC_Q_RDMA MTK_M4U_DOM_ID(1, 7, 10) > > +#define M4U_PORT_L7_JPGENC_C_TABLE MTK_M4U_DOM_ID(1, 7, 11) > > +#define M4U_PORT_L7_JPGENC_BSDMA MTK_M4U_DOM_ID(1, 7, 12) > > +#define M4U_PORT_L7_VENC_SUB_R_LUMA MTK_M4U_DOM_ID(1, 7, 13) > > +#define M4U_PORT_L7_VENC_SUB_W_LUMA MTK_M4U_DOM_ID(1, 7, 14) > > + > > Small nit, /* larb8: null */ is missing here. oh. Yes. Thanks. I will add it in next version. > > > +/* larb9 */ > > +#define M4U_PORT_L9_IMG_IMGI_D1 MTK_M4U_DOM_ID(2, 9, 0) > > +#define M4U_PORT_L9_IMG_IMGBI_D1 MTK_M4U_DOM_ID(2, 9, 1) > > +#define M4U_PORT_L9_IMG_DMGI_D1 MTK_M4U_DOM_ID(2, 9, 2) > > +#define M4U_PORT_L9_IMG_DEPI_D1 MTK_M4U_DOM_ID(2, 9, 3) > > +#define M4U_PORT_L9_IMG_ICE_D1 MTK_M4U_DOM_ID(2, 9, 4) > > +#define M4U_PORT_L9_IMG_SMTI_D1 MTK_M4U_DOM_ID(2, 9, 5) > > +#define M4U_PORT_L9_IMG_SMTO_D2 MTK_M4U_DOM_ID(2, 9, 6) > > +#define M4U_PORT_L9_IMG_SMTO_D1 MTK_M4U_DOM_ID(2, 9, 7) > > +#define M4U_PORT_L9_IMG_CRZO_D1 MTK_M4U_DOM_ID(2, 9, 8) > > +#define M4U_PORT_L9_IMG_IMG3O_D1 MTK_M4U_DOM_ID(2, 9, 9) > > +#define M4U_PORT_L9_IMG_VIPI_D1 MTK_M4U_DOM_ID(2, 9, 10) > > +#define M4U_PORT_L9_IMG_SMTI_D5 MTK_M4U_DOM_ID(2, 9, 11) > > +#define M4U_PORT_L9_IMG_TIMGO_D1 MTK_M4U_DOM_ID(2, 9, 12) > > +#define M4U_PORT_L9_IMG_UFBC_W0 MTK_M4U_DOM_ID(2, 9, 13) > > +#define M4U_PORT_L9_IMG_UFBC_R0 MTK_M4U_DOM_ID(2, 9, 14) > > + > > ... _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 53098C433DF for ; Mon, 13 Jul 2020 07:03:20 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 23C1E207BC for ; Mon, 13 Jul 2020 07:03:20 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="fHbVLsBS"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="mqAXxRcV" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 23C1E207BC Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=C322e0/mwy8J/wnHi47etZMlKn40dyBd+RzSM1xgrG0=; b=fHbVLsBSbsAh+kJ34koy2njZ9 QDFdeahuE02OBD3d4SAbw2z+1pdH/VjoArk/MFY7WSuzlKy5TAhrX31VgCgyZphSqjXlaff6/1kwH /cN7TTXamX6gy8xD+9TewXVUt9XEHNS2DgMuvFaXclDXd41z8vxeDo7jf9fUOehXGzY5C46VxYoZE 3mwk/aI/+iJLuHOzAIgytZTg3miAkvoj5HBpVom6sxx/vSbZOtLKmohzk5S6rrgiJRPRhVts0RXoK 28qiQjH4ysb6m5YdaE4Lknb2ywwaxVbmlOdX4UnVgSBdvs/HX5n1yjviZVKd5vHJ0b+Y3OOVZZvS3 /psHm7H9Q==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jusUX-0001B8-NB; Mon, 13 Jul 2020 07:03:09 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jusUU-00019i-ON; Mon, 13 Jul 2020 07:03:07 +0000 X-UUID: 8f688e7054634324ad086e968b06cdc1-20200712 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=3fTv0ya9+6e1JsaEzRkR7OFnJZ1h0+BVwHRIgcNxfp8=; b=mqAXxRcVG+Ew54YpvKEDrpMdBq5G+zhcZG3VKHAKnFOBvLx+UUZdmeeLO5NN5CZrxyVRTYqqnOe5VIUcsRcTSB8l/lGe95SnojMYdkLGkC51a5Wm65eFRmtgwrMKP28o7shjENsJAoG9F1ZjXhVkf51I2iGITqagsQQlOdGgRQs=; X-UUID: 8f688e7054634324ad086e968b06cdc1-20200712 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 82279301; Sun, 12 Jul 2020 23:03:00 -0800 Received: from MTKMBS32N2.mediatek.inc (172.27.4.72) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sun, 12 Jul 2020 23:55:48 -0700 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS32N2.mediatek.inc (172.27.4.72) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Jul 2020 14:55:46 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 13 Jul 2020 14:55:44 +0800 Message-ID: <1594623299.16172.29.camel@mhfsdcap03> Subject: Re: [PATCH 04/21] dt-binding: mediatek: Add binding for mt8192 IOMMU and SMI From: Yong Wu To: Pi-Hsun Shih Date: Mon, 13 Jul 2020 14:54:59 +0800 In-Reply-To: References: <20200711064846.16007-1-yong.wu@mediatek.com> <20200711064846.16007-5-yong.wu@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 533535A6522B7AB06F6A5C489515BEA97381B42424A0490A05D20470D84F27B32000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200713_030307_080744_28039319 X-CRM114-Status: GOOD ( 18.39 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Youlin Pei =?UTF-8?Q?=28=E8=A3=B4=E5=8F=8B=E6=9E=97=29?= , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Nicolas Boichat , cui.zhang@mediatek.com, srv_heupstream@mediatek.com, chao.hao@mediatek.com, Robin Murphy , Joerg Roedel , open list , Evan Green , Tomasz Figa , iommu@lists.linux-foundation.org, Rob Herring , "moderated list:ARM/Mediatek SoC support" , Matthias Brugger , ming-fan.chen@mediatek.com, anan.sun@mediatek.com, Will Deacon , "moderated list:ARM/Mediatek SoC support" Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org On Mon, 2020-07-13 at 13:36 +0800, Pi-Hsun Shih wrote: > On Sat, Jul 11, 2020 at 2:50 PM Yong Wu wrote: > > > > This patch adds decriptions for mt8192 IOMMU and SMI. > > > > mt8192 also is MTK IOMMU gen2 which uses ARM Short-Descriptor translation > > table format. The M4U-SMI HW diagram is as below: > > > > EMI > > | > > M4U > > | > > ------------ > > SMI Common > > ------------ > > | > > +-------+------+------+----------------------+-------+ > > | | | | ...... | | > > | | | | | | > > larb0 larb1 larb2 larb4 ...... larb19 larb20 > > disp0 disp1 mdp vdec IPE IPE > > > > All the connections are HW fixed, SW can NOT adjust it. > > > > mt8192 M4U support 0~16GB iova range. we preassign different engines > > into different iova ranges: > > > > domain-id module iova-range larbs > > 0 disp 0 ~ 4G larb0/1 > > 1 vcodec 4G ~ 8G larb4/5/7 > > 2 cam/mdp 8G ~ 12G larb2/9/11/13/14/16/17/18/19/20 > > 3 CCU0 0x4000_0000 ~ 0x43ff_ffff larb13: port 9/10 > > 4 CCU1 0x4400_0000 ~ 0x47ff_ffff larb14: port 4/5 > > > > The iova range for CCU0/1(camera control unit) is HW requirement. > > > > Signed-off-by: Yong Wu > > --- > > .../bindings/iommu/mediatek,iommu.txt | 8 +- > > .../mediatek,smi-common.txt | 5 +- > > .../memory-controllers/mediatek,smi-larb.txt | 3 +- > > include/dt-bindings/memory/mt8192-larb-port.h | 237 ++++++++++++++++++ > > 4 files changed, 247 insertions(+), 6 deletions(-) > > create mode 100644 include/dt-bindings/memory/mt8192-larb-port.h > > ... > > diff --git a/include/dt-bindings/memory/mt8192-larb-port.h b/include/dt-bindings/memory/mt8192-larb-port.h > > new file mode 100644 > > index 000000000000..fbe0d5d50f1c > > --- /dev/null > > +++ b/include/dt-bindings/memory/mt8192-larb-port.h > > ... > > +/* larb7 */ > > +#define M4U_PORT_L7_VENC_RCPU MTK_M4U_DOM_ID(1, 7, 0) > > +#define M4U_PORT_L7_VENC_REC MTK_M4U_DOM_ID(1, 7, 1) > > +#define M4U_PORT_L7_VENC_BSDMA MTK_M4U_DOM_ID(1, 7, 2) > > +#define M4U_PORT_L7_VENC_SV_COMV MTK_M4U_DOM_ID(1, 7, 3) > > +#define M4U_PORT_L7_VENC_RD_COMV MTK_M4U_DOM_ID(1, 7, 4) > > +#define M4U_PORT_L7_VENC_CUR_LUMA MTK_M4U_DOM_ID(1, 7, 5) > > +#define M4U_PORT_L7_VENC_CUR_CHROMA MTK_M4U_DOM_ID(1, 7, 6) > > +#define M4U_PORT_L7_VENC_REF_LUMA MTK_M4U_DOM_ID(1, 7, 7) > > +#define M4U_PORT_L7_VENC_REF_CHROMA MTK_M4U_DOM_ID(1, 7, 8) > > +#define M4U_PORT_L7_JPGENC_Y_RDMA MTK_M4U_DOM_ID(1, 7, 9) > > +#define M4U_PORT_L7_JPGENC_Q_RDMA MTK_M4U_DOM_ID(1, 7, 10) > > +#define M4U_PORT_L7_JPGENC_C_TABLE MTK_M4U_DOM_ID(1, 7, 11) > > +#define M4U_PORT_L7_JPGENC_BSDMA MTK_M4U_DOM_ID(1, 7, 12) > > +#define M4U_PORT_L7_VENC_SUB_R_LUMA MTK_M4U_DOM_ID(1, 7, 13) > > +#define M4U_PORT_L7_VENC_SUB_W_LUMA MTK_M4U_DOM_ID(1, 7, 14) > > + > > Small nit, /* larb8: null */ is missing here. oh. Yes. Thanks. I will add it in next version. > > > +/* larb9 */ > > +#define M4U_PORT_L9_IMG_IMGI_D1 MTK_M4U_DOM_ID(2, 9, 0) > > +#define M4U_PORT_L9_IMG_IMGBI_D1 MTK_M4U_DOM_ID(2, 9, 1) > > +#define M4U_PORT_L9_IMG_DMGI_D1 MTK_M4U_DOM_ID(2, 9, 2) > > +#define M4U_PORT_L9_IMG_DEPI_D1 MTK_M4U_DOM_ID(2, 9, 3) > > +#define M4U_PORT_L9_IMG_ICE_D1 MTK_M4U_DOM_ID(2, 9, 4) > > +#define M4U_PORT_L9_IMG_SMTI_D1 MTK_M4U_DOM_ID(2, 9, 5) > > +#define M4U_PORT_L9_IMG_SMTO_D2 MTK_M4U_DOM_ID(2, 9, 6) > > +#define M4U_PORT_L9_IMG_SMTO_D1 MTK_M4U_DOM_ID(2, 9, 7) > > +#define M4U_PORT_L9_IMG_CRZO_D1 MTK_M4U_DOM_ID(2, 9, 8) > > +#define M4U_PORT_L9_IMG_IMG3O_D1 MTK_M4U_DOM_ID(2, 9, 9) > > +#define M4U_PORT_L9_IMG_VIPI_D1 MTK_M4U_DOM_ID(2, 9, 10) > > +#define M4U_PORT_L9_IMG_SMTI_D5 MTK_M4U_DOM_ID(2, 9, 11) > > +#define M4U_PORT_L9_IMG_TIMGO_D1 MTK_M4U_DOM_ID(2, 9, 12) > > +#define M4U_PORT_L9_IMG_UFBC_W0 MTK_M4U_DOM_ID(2, 9, 13) > > +#define M4U_PORT_L9_IMG_UFBC_R0 MTK_M4U_DOM_ID(2, 9, 14) > > + > > ... _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C1FAAC433E4 for ; Mon, 13 Jul 2020 07:04:44 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8D06720663 for ; Mon, 13 Jul 2020 07:04:44 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="LGpYtLiG"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="mqAXxRcV" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8D06720663 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=p9faku606CqK4hpbqgkCwO7bt8IpumtVNt8QhXSJosQ=; b=LGpYtLiGxO5I/7McHH61nmCSs gqpyf43Q36ajTV04gKV3n/mcNACIR8Al9+xh0pXPC6WCrEzqeMloOvefwdk9iUWKtaVOYMAW4/GK7 q/P+a43nCb+0zSy8vjhVmJ/UcmFGRJEOKuEsUJasSULFaydFOwflAIH1LvgBPL72tYzwjJxQmS/ka /EuaeD3WaVvgf0lMi2XfHc40Ha7iNetijqJwh543RMJoYB8ZocSWnG6MBQqkuvyyapC549ztIoY4D Yc+/NK2PeHTo3ZM10r+DhBriei6jm/zxBiU1gIvcZqgXHCMUJNheYwkBsEs6TnZFZ8bvg7aDFFs0+ NsQGRVQ4Q==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jusUb-0001C5-2J; Mon, 13 Jul 2020 07:03:13 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jusUU-00019i-ON; Mon, 13 Jul 2020 07:03:07 +0000 X-UUID: 8f688e7054634324ad086e968b06cdc1-20200712 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=3fTv0ya9+6e1JsaEzRkR7OFnJZ1h0+BVwHRIgcNxfp8=; b=mqAXxRcVG+Ew54YpvKEDrpMdBq5G+zhcZG3VKHAKnFOBvLx+UUZdmeeLO5NN5CZrxyVRTYqqnOe5VIUcsRcTSB8l/lGe95SnojMYdkLGkC51a5Wm65eFRmtgwrMKP28o7shjENsJAoG9F1ZjXhVkf51I2iGITqagsQQlOdGgRQs=; X-UUID: 8f688e7054634324ad086e968b06cdc1-20200712 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 82279301; Sun, 12 Jul 2020 23:03:00 -0800 Received: from MTKMBS32N2.mediatek.inc (172.27.4.72) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sun, 12 Jul 2020 23:55:48 -0700 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS32N2.mediatek.inc (172.27.4.72) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Jul 2020 14:55:46 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 13 Jul 2020 14:55:44 +0800 Message-ID: <1594623299.16172.29.camel@mhfsdcap03> Subject: Re: [PATCH 04/21] dt-binding: mediatek: Add binding for mt8192 IOMMU and SMI From: Yong Wu To: Pi-Hsun Shih Date: Mon, 13 Jul 2020 14:54:59 +0800 In-Reply-To: References: <20200711064846.16007-1-yong.wu@mediatek.com> <20200711064846.16007-5-yong.wu@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 533535A6522B7AB06F6A5C489515BEA97381B42424A0490A05D20470D84F27B32000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200713_030307_080744_28039319 X-CRM114-Status: GOOD ( 18.39 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Youlin Pei =?UTF-8?Q?=28=E8=A3=B4=E5=8F=8B=E6=9E=97=29?= , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Nicolas Boichat , cui.zhang@mediatek.com, srv_heupstream@mediatek.com, chao.hao@mediatek.com, Robin Murphy , Joerg Roedel , open list , Evan Green , Tomasz Figa , iommu@lists.linux-foundation.org, Rob Herring , "moderated list:ARM/Mediatek SoC support" , Matthias Brugger , ming-fan.chen@mediatek.com, anan.sun@mediatek.com, Will Deacon , "moderated list:ARM/Mediatek SoC support" Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Mon, 2020-07-13 at 13:36 +0800, Pi-Hsun Shih wrote: > On Sat, Jul 11, 2020 at 2:50 PM Yong Wu wrote: > > > > This patch adds decriptions for mt8192 IOMMU and SMI. > > > > mt8192 also is MTK IOMMU gen2 which uses ARM Short-Descriptor translation > > table format. The M4U-SMI HW diagram is as below: > > > > EMI > > | > > M4U > > | > > ------------ > > SMI Common > > ------------ > > | > > +-------+------+------+----------------------+-------+ > > | | | | ...... | | > > | | | | | | > > larb0 larb1 larb2 larb4 ...... larb19 larb20 > > disp0 disp1 mdp vdec IPE IPE > > > > All the connections are HW fixed, SW can NOT adjust it. > > > > mt8192 M4U support 0~16GB iova range. we preassign different engines > > into different iova ranges: > > > > domain-id module iova-range larbs > > 0 disp 0 ~ 4G larb0/1 > > 1 vcodec 4G ~ 8G larb4/5/7 > > 2 cam/mdp 8G ~ 12G larb2/9/11/13/14/16/17/18/19/20 > > 3 CCU0 0x4000_0000 ~ 0x43ff_ffff larb13: port 9/10 > > 4 CCU1 0x4400_0000 ~ 0x47ff_ffff larb14: port 4/5 > > > > The iova range for CCU0/1(camera control unit) is HW requirement. > > > > Signed-off-by: Yong Wu > > --- > > .../bindings/iommu/mediatek,iommu.txt | 8 +- > > .../mediatek,smi-common.txt | 5 +- > > .../memory-controllers/mediatek,smi-larb.txt | 3 +- > > include/dt-bindings/memory/mt8192-larb-port.h | 237 ++++++++++++++++++ > > 4 files changed, 247 insertions(+), 6 deletions(-) > > create mode 100644 include/dt-bindings/memory/mt8192-larb-port.h > > ... > > diff --git a/include/dt-bindings/memory/mt8192-larb-port.h b/include/dt-bindings/memory/mt8192-larb-port.h > > new file mode 100644 > > index 000000000000..fbe0d5d50f1c > > --- /dev/null > > +++ b/include/dt-bindings/memory/mt8192-larb-port.h > > ... > > +/* larb7 */ > > +#define M4U_PORT_L7_VENC_RCPU MTK_M4U_DOM_ID(1, 7, 0) > > +#define M4U_PORT_L7_VENC_REC MTK_M4U_DOM_ID(1, 7, 1) > > +#define M4U_PORT_L7_VENC_BSDMA MTK_M4U_DOM_ID(1, 7, 2) > > +#define M4U_PORT_L7_VENC_SV_COMV MTK_M4U_DOM_ID(1, 7, 3) > > +#define M4U_PORT_L7_VENC_RD_COMV MTK_M4U_DOM_ID(1, 7, 4) > > +#define M4U_PORT_L7_VENC_CUR_LUMA MTK_M4U_DOM_ID(1, 7, 5) > > +#define M4U_PORT_L7_VENC_CUR_CHROMA MTK_M4U_DOM_ID(1, 7, 6) > > +#define M4U_PORT_L7_VENC_REF_LUMA MTK_M4U_DOM_ID(1, 7, 7) > > +#define M4U_PORT_L7_VENC_REF_CHROMA MTK_M4U_DOM_ID(1, 7, 8) > > +#define M4U_PORT_L7_JPGENC_Y_RDMA MTK_M4U_DOM_ID(1, 7, 9) > > +#define M4U_PORT_L7_JPGENC_Q_RDMA MTK_M4U_DOM_ID(1, 7, 10) > > +#define M4U_PORT_L7_JPGENC_C_TABLE MTK_M4U_DOM_ID(1, 7, 11) > > +#define M4U_PORT_L7_JPGENC_BSDMA MTK_M4U_DOM_ID(1, 7, 12) > > +#define M4U_PORT_L7_VENC_SUB_R_LUMA MTK_M4U_DOM_ID(1, 7, 13) > > +#define M4U_PORT_L7_VENC_SUB_W_LUMA MTK_M4U_DOM_ID(1, 7, 14) > > + > > Small nit, /* larb8: null */ is missing here. oh. Yes. Thanks. I will add it in next version. > > > +/* larb9 */ > > +#define M4U_PORT_L9_IMG_IMGI_D1 MTK_M4U_DOM_ID(2, 9, 0) > > +#define M4U_PORT_L9_IMG_IMGBI_D1 MTK_M4U_DOM_ID(2, 9, 1) > > +#define M4U_PORT_L9_IMG_DMGI_D1 MTK_M4U_DOM_ID(2, 9, 2) > > +#define M4U_PORT_L9_IMG_DEPI_D1 MTK_M4U_DOM_ID(2, 9, 3) > > +#define M4U_PORT_L9_IMG_ICE_D1 MTK_M4U_DOM_ID(2, 9, 4) > > +#define M4U_PORT_L9_IMG_SMTI_D1 MTK_M4U_DOM_ID(2, 9, 5) > > +#define M4U_PORT_L9_IMG_SMTO_D2 MTK_M4U_DOM_ID(2, 9, 6) > > +#define M4U_PORT_L9_IMG_SMTO_D1 MTK_M4U_DOM_ID(2, 9, 7) > > +#define M4U_PORT_L9_IMG_CRZO_D1 MTK_M4U_DOM_ID(2, 9, 8) > > +#define M4U_PORT_L9_IMG_IMG3O_D1 MTK_M4U_DOM_ID(2, 9, 9) > > +#define M4U_PORT_L9_IMG_VIPI_D1 MTK_M4U_DOM_ID(2, 9, 10) > > +#define M4U_PORT_L9_IMG_SMTI_D5 MTK_M4U_DOM_ID(2, 9, 11) > > +#define M4U_PORT_L9_IMG_TIMGO_D1 MTK_M4U_DOM_ID(2, 9, 12) > > +#define M4U_PORT_L9_IMG_UFBC_W0 MTK_M4U_DOM_ID(2, 9, 13) > > +#define M4U_PORT_L9_IMG_UFBC_R0 MTK_M4U_DOM_ID(2, 9, 14) > > + > > ... _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.6 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 500A9C433E2 for ; Mon, 13 Jul 2020 06:56:03 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 21FFD20663 for ; Mon, 13 Jul 2020 06:56:03 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="ZUl5wrov" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725830AbgGMG4C (ORCPT ); Mon, 13 Jul 2020 02:56:02 -0400 Received: from mailgw02.mediatek.com ([1.203.163.81]:3148 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725804AbgGMG4C (ORCPT ); Mon, 13 Jul 2020 02:56:02 -0400 X-UUID: 01f36fb1f18047b4bc30c942acc95743-20200713 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=3fTv0ya9+6e1JsaEzRkR7OFnJZ1h0+BVwHRIgcNxfp8=; b=ZUl5wrov0eQwif2lntsupXa+ZHmNIi0oaiz62ks6llG27X5NlH50QLIKBDrRSw7Lm+zOUJRvZp7GUB2nx8XSuwD1cTC84Xc1CVI1b2darBNBtLLikV5HG7MmxifcLOb8slI1tWli759VdoVETn4flVOU5v2Ur/1WoqaTv4uGm28=; X-UUID: 01f36fb1f18047b4bc30c942acc95743-20200713 Received: from mtkcas32.mediatek.inc [(172.27.4.253)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 602200238; Mon, 13 Jul 2020 14:55:47 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS32N2.mediatek.inc (172.27.4.72) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Jul 2020 14:55:46 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 13 Jul 2020 14:55:44 +0800 Message-ID: <1594623299.16172.29.camel@mhfsdcap03> Subject: Re: [PATCH 04/21] dt-binding: mediatek: Add binding for mt8192 IOMMU and SMI From: Yong Wu To: Pi-Hsun Shih CC: Joerg Roedel , Matthias Brugger , Rob Herring , Robin Murphy , Will Deacon , Evan Green , Tomasz Figa , "moderated list:ARM/Mediatek SoC support" , , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , open list , "moderated list:ARM/Mediatek SoC support" , , Youlin Pei =?UTF-8?Q?=28=E8=A3=B4=E5=8F=8B=E6=9E=97=29?= , Nicolas Boichat , , , , Date: Mon, 13 Jul 2020 14:54:59 +0800 In-Reply-To: References: <20200711064846.16007-1-yong.wu@mediatek.com> <20200711064846.16007-5-yong.wu@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 533535A6522B7AB06F6A5C489515BEA97381B42424A0490A05D20470D84F27B32000:8 X-MTK: N Content-Transfer-Encoding: base64 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org T24gTW9uLCAyMDIwLTA3LTEzIGF0IDEzOjM2ICswODAwLCBQaS1Ic3VuIFNoaWggd3JvdGU6DQo+ IE9uIFNhdCwgSnVsIDExLCAyMDIwIGF0IDI6NTAgUE0gWW9uZyBXdSA8eW9uZy53dUBtZWRpYXRl ay5jb20+IHdyb3RlOg0KPiA+DQo+ID4gVGhpcyBwYXRjaCBhZGRzIGRlY3JpcHRpb25zIGZvciBt dDgxOTIgSU9NTVUgYW5kIFNNSS4NCj4gPg0KPiA+IG10ODE5MiBhbHNvIGlzIE1USyBJT01NVSBn ZW4yIHdoaWNoIHVzZXMgQVJNIFNob3J0LURlc2NyaXB0b3IgdHJhbnNsYXRpb24NCj4gPiB0YWJs ZSBmb3JtYXQuIFRoZSBNNFUtU01JIEhXIGRpYWdyYW0gaXMgYXMgYmVsb3c6DQo+ID4NCj4gPiAg ICAgICAgICAgICAgICAgICAgICAgICAgIEVNSQ0KPiA+ICAgICAgICAgICAgICAgICAgICAgICAg ICAgIHwNCj4gPiAgICAgICAgICAgICAgICAgICAgICAgICAgIE00VQ0KPiA+ICAgICAgICAgICAg ICAgICAgICAgICAgICAgIHwNCj4gPiAgICAgICAgICAgICAgICAgICAgICAgLS0tLS0tLS0tLS0t DQo+ID4gICAgICAgICAgICAgICAgICAgICAgICBTTUkgQ29tbW9uDQo+ID4gICAgICAgICAgICAg ICAgICAgICAgIC0tLS0tLS0tLS0tLQ0KPiA+ICAgICAgICAgICAgICAgICAgICAgICAgICAgIHwN Cj4gPiAgICstLS0tLS0tKy0tLS0tLSstLS0tLS0rLS0tLS0tLS0tLS0tLS0tLS0tLS0tLSstLS0t LS0tKw0KPiA+ICAgfCAgICAgICB8ICAgICAgfCAgICAgIHwgICAgICAgLi4uLi4uICAgICAgICAg fCAgICAgICB8DQo+ID4gICB8ICAgICAgIHwgICAgICB8ICAgICAgfCAgICAgICAgICAgICAgICAg ICAgICB8ICAgICAgIHwNCj4gPiBsYXJiMCAgIGxhcmIxICBsYXJiMiAgbGFyYjQgICAgIC4uLi4u LiAgICAgIGxhcmIxOSAgIGxhcmIyMA0KPiA+IGRpc3AwICAgZGlzcDEgICBtZHAgICAgdmRlYyAg ICAgICAgICAgICAgICAgICBJUEUgICAgICBJUEUNCj4gPg0KPiA+IEFsbCB0aGUgY29ubmVjdGlv bnMgYXJlIEhXIGZpeGVkLCBTVyBjYW4gTk9UIGFkanVzdCBpdC4NCj4gPg0KPiA+IG10ODE5MiBN NFUgc3VwcG9ydCAwfjE2R0IgaW92YSByYW5nZS4gd2UgcHJlYXNzaWduIGRpZmZlcmVudCBlbmdp bmVzDQo+ID4gaW50byBkaWZmZXJlbnQgaW92YSByYW5nZXM6DQo+ID4NCj4gPiBkb21haW4taWQg IG1vZHVsZSAgICAgaW92YS1yYW5nZSAgICAgICAgICAgICAgICAgIGxhcmJzDQo+ID4gICAgMCAg ICAgICBkaXNwICAgICAgICAwIH4gNEcgICAgICAgICAgICAgICAgICAgICAgbGFyYjAvMQ0KPiA+ ICAgIDEgICAgICAgdmNvZGVjICAgICAgNEcgfiA4RyAgICAgICAgICAgICAgICAgICAgIGxhcmI0 LzUvNw0KPiA+ICAgIDIgICAgICAgY2FtL21kcCAgICAgOEcgfiAxMkcgICAgICAgICAgICAgbGFy YjIvOS8xMS8xMy8xNC8xNi8xNy8xOC8xOS8yMA0KPiA+ICAgIDMgICAgICAgQ0NVMCAgICAweDQw MDBfMDAwMCB+IDB4NDNmZl9mZmZmICAgICBsYXJiMTM6IHBvcnQgOS8xMA0KPiA+ICAgIDQgICAg ICAgQ0NVMSAgICAweDQ0MDBfMDAwMCB+IDB4NDdmZl9mZmZmICAgICBsYXJiMTQ6IHBvcnQgNC81 DQo+ID4NCj4gPiBUaGUgaW92YSByYW5nZSBmb3IgQ0NVMC8xKGNhbWVyYSBjb250cm9sIHVuaXQp IGlzIEhXIHJlcXVpcmVtZW50Lg0KPiA+DQo+ID4gU2lnbmVkLW9mZi1ieTogWW9uZyBXdSA8eW9u Zy53dUBtZWRpYXRlay5jb20+DQo+ID4gLS0tDQo+ID4gIC4uLi9iaW5kaW5ncy9pb21tdS9tZWRp YXRlayxpb21tdS50eHQgICAgICAgICB8ICAgOCArLQ0KPiA+ICAuLi4vbWVkaWF0ZWssc21pLWNv bW1vbi50eHQgICAgICAgICAgICAgICAgICAgfCAgIDUgKy0NCj4gPiAgLi4uL21lbW9yeS1jb250 cm9sbGVycy9tZWRpYXRlayxzbWktbGFyYi50eHQgIHwgICAzICstDQo+ID4gIGluY2x1ZGUvZHQt YmluZGluZ3MvbWVtb3J5L210ODE5Mi1sYXJiLXBvcnQuaCB8IDIzNyArKysrKysrKysrKysrKysr KysNCj4gPiAgNCBmaWxlcyBjaGFuZ2VkLCAyNDcgaW5zZXJ0aW9ucygrKSwgNiBkZWxldGlvbnMo LSkNCj4gPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGluY2x1ZGUvZHQtYmluZGluZ3MvbWVtb3J5L210 ODE5Mi1sYXJiLXBvcnQuaA0KPiA+IC4uLg0KPiA+IGRpZmYgLS1naXQgYS9pbmNsdWRlL2R0LWJp bmRpbmdzL21lbW9yeS9tdDgxOTItbGFyYi1wb3J0LmggYi9pbmNsdWRlL2R0LWJpbmRpbmdzL21l bW9yeS9tdDgxOTItbGFyYi1wb3J0LmgNCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NA0KPiA+IGlu ZGV4IDAwMDAwMDAwMDAwMC4uZmJlMGQ1ZDUwZjFjDQo+ID4gLS0tIC9kZXYvbnVsbA0KPiA+ICsr KyBiL2luY2x1ZGUvZHQtYmluZGluZ3MvbWVtb3J5L210ODE5Mi1sYXJiLXBvcnQuaA0KPiA+IC4u Lg0KPiA+ICsvKiBsYXJiNyAqLw0KPiA+ICsjZGVmaW5lIE00VV9QT1JUX0w3X1ZFTkNfUkNQVSAg ICAgICAgICAgICAgICAgIE1US19NNFVfRE9NX0lEKDEsIDcsIDApDQo+ID4gKyNkZWZpbmUgTTRV X1BPUlRfTDdfVkVOQ19SRUMgICAgICAgICAgICAgICAgICAgTVRLX000VV9ET01fSUQoMSwgNywg MSkNCj4gPiArI2RlZmluZSBNNFVfUE9SVF9MN19WRU5DX0JTRE1BICAgICAgICAgICAgICAgICBN VEtfTTRVX0RPTV9JRCgxLCA3LCAyKQ0KPiA+ICsjZGVmaW5lIE00VV9QT1JUX0w3X1ZFTkNfU1Zf Q09NViAgICAgICAgICAgICAgIE1US19NNFVfRE9NX0lEKDEsIDcsIDMpDQo+ID4gKyNkZWZpbmUg TTRVX1BPUlRfTDdfVkVOQ19SRF9DT01WICAgICAgICAgICAgICAgTVRLX000VV9ET01fSUQoMSwg NywgNCkNCj4gPiArI2RlZmluZSBNNFVfUE9SVF9MN19WRU5DX0NVUl9MVU1BICAgICAgICAgICAg ICBNVEtfTTRVX0RPTV9JRCgxLCA3LCA1KQ0KPiA+ICsjZGVmaW5lIE00VV9QT1JUX0w3X1ZFTkNf Q1VSX0NIUk9NQSAgICAgICAgICAgIE1US19NNFVfRE9NX0lEKDEsIDcsIDYpDQo+ID4gKyNkZWZp bmUgTTRVX1BPUlRfTDdfVkVOQ19SRUZfTFVNQSAgICAgICAgICAgICAgTVRLX000VV9ET01fSUQo MSwgNywgNykNCj4gPiArI2RlZmluZSBNNFVfUE9SVF9MN19WRU5DX1JFRl9DSFJPTUEgICAgICAg ICAgICBNVEtfTTRVX0RPTV9JRCgxLCA3LCA4KQ0KPiA+ICsjZGVmaW5lIE00VV9QT1JUX0w3X0pQ R0VOQ19ZX1JETUEgICAgICAgICAgICAgIE1US19NNFVfRE9NX0lEKDEsIDcsIDkpDQo+ID4gKyNk ZWZpbmUgTTRVX1BPUlRfTDdfSlBHRU5DX1FfUkRNQSAgICAgICAgICAgICAgTVRLX000VV9ET01f SUQoMSwgNywgMTApDQo+ID4gKyNkZWZpbmUgTTRVX1BPUlRfTDdfSlBHRU5DX0NfVEFCTEUgICAg ICAgICAgICAgTVRLX000VV9ET01fSUQoMSwgNywgMTEpDQo+ID4gKyNkZWZpbmUgTTRVX1BPUlRf TDdfSlBHRU5DX0JTRE1BICAgICAgICAgICAgICAgTVRLX000VV9ET01fSUQoMSwgNywgMTIpDQo+ ID4gKyNkZWZpbmUgTTRVX1BPUlRfTDdfVkVOQ19TVUJfUl9MVU1BICAgICAgICAgICAgTVRLX000 VV9ET01fSUQoMSwgNywgMTMpDQo+ID4gKyNkZWZpbmUgTTRVX1BPUlRfTDdfVkVOQ19TVUJfV19M VU1BICAgICAgICAgICAgTVRLX000VV9ET01fSUQoMSwgNywgMTQpDQo+ID4gKw0KPiANCj4gU21h bGwgbml0LCAvKiBsYXJiODogbnVsbCAqLyBpcyBtaXNzaW5nIGhlcmUuDQoNCm9oLiBZZXMuIFRo YW5rcy4NCkkgd2lsbCBhZGQgaXQgaW4gbmV4dCB2ZXJzaW9uLg0KDQo+IA0KPiA+ICsvKiBsYXJi OSAqLw0KPiA+ICsjZGVmaW5lIE00VV9QT1JUX0w5X0lNR19JTUdJX0QxICAgICAgICAgICAgICAg ICAgICAgICAgTVRLX000VV9ET01fSUQoMiwgOSwgMCkNCj4gPiArI2RlZmluZSBNNFVfUE9SVF9M OV9JTUdfSU1HQklfRDEgICAgICAgICAgICAgICBNVEtfTTRVX0RPTV9JRCgyLCA5LCAxKQ0KPiA+ ICsjZGVmaW5lIE00VV9QT1JUX0w5X0lNR19ETUdJX0QxICAgICAgICAgICAgICAgICAgICAgICAg TVRLX000VV9ET01fSUQoMiwgOSwgMikNCj4gPiArI2RlZmluZSBNNFVfUE9SVF9MOV9JTUdfREVQ SV9EMSAgICAgICAgICAgICAgICAgICAgICAgIE1US19NNFVfRE9NX0lEKDIsIDksIDMpDQo+ID4g KyNkZWZpbmUgTTRVX1BPUlRfTDlfSU1HX0lDRV9EMSAgICAgICAgICAgICAgICAgTVRLX000VV9E T01fSUQoMiwgOSwgNCkNCj4gPiArI2RlZmluZSBNNFVfUE9SVF9MOV9JTUdfU01USV9EMSAgICAg ICAgICAgICAgICAgICAgICAgIE1US19NNFVfRE9NX0lEKDIsIDksIDUpDQo+ID4gKyNkZWZpbmUg TTRVX1BPUlRfTDlfSU1HX1NNVE9fRDIgICAgICAgICAgICAgICAgICAgICAgICBNVEtfTTRVX0RP TV9JRCgyLCA5LCA2KQ0KPiA+ICsjZGVmaW5lIE00VV9QT1JUX0w5X0lNR19TTVRPX0QxICAgICAg ICAgICAgICAgICAgICAgICAgTVRLX000VV9ET01fSUQoMiwgOSwgNykNCj4gPiArI2RlZmluZSBN NFVfUE9SVF9MOV9JTUdfQ1JaT19EMSAgICAgICAgICAgICAgICAgICAgICAgIE1US19NNFVfRE9N X0lEKDIsIDksIDgpDQo+ID4gKyNkZWZpbmUgTTRVX1BPUlRfTDlfSU1HX0lNRzNPX0QxICAgICAg ICAgICAgICAgTVRLX000VV9ET01fSUQoMiwgOSwgOSkNCj4gPiArI2RlZmluZSBNNFVfUE9SVF9M OV9JTUdfVklQSV9EMSAgICAgICAgICAgICAgICAgICAgICAgIE1US19NNFVfRE9NX0lEKDIsIDks IDEwKQ0KPiA+ICsjZGVmaW5lIE00VV9QT1JUX0w5X0lNR19TTVRJX0Q1ICAgICAgICAgICAgICAg ICAgICAgICAgTVRLX000VV9ET01fSUQoMiwgOSwgMTEpDQo+ID4gKyNkZWZpbmUgTTRVX1BPUlRf TDlfSU1HX1RJTUdPX0QxICAgICAgICAgICAgICAgTVRLX000VV9ET01fSUQoMiwgOSwgMTIpDQo+ ID4gKyNkZWZpbmUgTTRVX1BPUlRfTDlfSU1HX1VGQkNfVzAgICAgICAgICAgICAgICAgICAgICAg ICBNVEtfTTRVX0RPTV9JRCgyLCA5LCAxMykNCj4gPiArI2RlZmluZSBNNFVfUE9SVF9MOV9JTUdf VUZCQ19SMCAgICAgICAgICAgICAgICAgICAgICAgIE1US19NNFVfRE9NX0lEKDIsIDksIDE0KQ0K PiA+ICsNCj4gPiAuLi4NCg0K