From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.4 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E06F5C433E8 for ; Thu, 30 Jul 2020 13:30:44 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id C02CD22BF5 for ; Thu, 30 Jul 2020 13:30:44 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="q+n721//" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728868AbgG3Nad (ORCPT ); Thu, 30 Jul 2020 09:30:33 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:25906 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726535AbgG3Nac (ORCPT ); Thu, 30 Jul 2020 09:30:32 -0400 X-UUID: 0329597271bf4198a733bb7de7c52d45-20200730 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=j/sDT7SY2FsdxCnPb8oKpm2FGAyYICTsFKrnaf+xjro=; b=q+n721//kP2sqAb6pCwoIJ5WDduEDnF5DHwDmmwhp5SzeeMTWa64fOmRZtEUUBk7kIWE8lIglOgUesMY/JEP3aWKE8fudkRUfqb0uC4hN+LokgDifixvwvsaHz7CMalKZfDMxGg+zm6wPOKcraZSmUTMwj1XPeL4VX4jNS1D0gA=; X-UUID: 0329597271bf4198a733bb7de7c52d45-20200730 Received: from mtkcas07.mediatek.inc [(172.21.101.84)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 1998947447; Thu, 30 Jul 2020 21:30:26 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 30 Jul 2020 21:30:15 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 30 Jul 2020 21:30:15 +0800 From: Hanks Chen To: Linus Walleij , Rob Herring , Matthias Brugger , "Michael Turquette" , Stephen Boyd CC: mtk01761 , YueHaibing , Andy Teng , , , , , , , CC Hwang , Loda Chou , Hanks Chen Subject: [PATCH v10 1/3] dt-bindings: pinctrl: add bindings for MediaTek MT6779 SoC Date: Thu, 30 Jul 2020 21:30:14 +0800 Message-ID: <1596115816-11758-2-git-send-email-hanks.chen@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1596115816-11758-1-git-send-email-hanks.chen@mediatek.com> References: <1596115816-11758-1-git-send-email-hanks.chen@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 60B3C0A2016D9C45A92EF6B13C4129F947663C6FCB9B7A8DB7AB254757149FE02000:8 X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org RnJvbTogQW5keSBUZW5nIDxhbmR5LnRlbmdAbWVkaWF0ZWsuY29tPg0KDQpBZGQgZGV2aWNldHJl ZSBiaW5kaW5ncyBmb3IgTWVkaWFUZWsgTVQ2Nzc5IHBpbmN0cmwgZHJpdmVyLg0KDQpTaWduZWQt b2ZmLWJ5OiBBbmR5IFRlbmcgPGFuZHkudGVuZ0BtZWRpYXRlay5jb20+DQpTaWduZWQtb2ZmLWJ5 OiBIYW5rcyBDaGVuIDxoYW5rcy5jaGVuQG1lZGlhdGVrLmNvbT4NCi0tLQ0KIC4uLi9waW5jdHJs L21lZGlhdGVrLG10Njc3OS1waW5jdHJsLnlhbWwgICAgICB8IDIwMiArKysrKysrKysrKysrKysr KysNCiAxIGZpbGUgY2hhbmdlZCwgMjAyIGluc2VydGlvbnMoKykNCiBjcmVhdGUgbW9kZSAxMDA2 NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL3BpbmN0cmwvbWVkaWF0ZWssbXQ2 Nzc5LXBpbmN0cmwueWFtbA0KDQpkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVl L2JpbmRpbmdzL3BpbmN0cmwvbWVkaWF0ZWssbXQ2Nzc5LXBpbmN0cmwueWFtbCBiL0RvY3VtZW50 YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9waW5jdHJsL21lZGlhdGVrLG10Njc3OS1waW5jdHJs LnlhbWwNCm5ldyBmaWxlIG1vZGUgMTAwNjQ0DQppbmRleCAwMDAwMDAwMDAwMDAuLjE1MmMxNTFj MjdhZA0KLS0tIC9kZXYvbnVsbA0KKysrIGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL3BpbmN0cmwvbWVkaWF0ZWssbXQ2Nzc5LXBpbmN0cmwueWFtbA0KQEAgLTAsMCArMSwyMDIg QEANCisjIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiAoR1BMLTIuMC1vbmx5IE9SIEJTRC0yLUNs YXVzZSkNCislWUFNTCAxLjINCistLS0NCiskaWQ6IGh0dHA6Ly9kZXZpY2V0cmVlLm9yZy9zY2hl bWFzL3BpbmN0cmwvbWVkaWF0ZWssbXQ2Nzc5LXBpbmN0cmwueWFtbCMNCiskc2NoZW1hOiBodHRw Oi8vZGV2aWNldHJlZS5vcmcvbWV0YS1zY2hlbWFzL2NvcmUueWFtbCMNCisNCit0aXRsZTogTWVk aWF0ZWsgTVQ2Nzc5IFBpbiBDb250cm9sbGVyIERldmljZSBUcmVlIEJpbmRpbmdzDQorDQorbWFp bnRhaW5lcnM6DQorICAtIEFuZHkgVGVuZyA8YW5keS50ZW5nQG1lZGlhdGVrLmNvbT4NCisNCitk ZXNjcmlwdGlvbjogfCsNCisgIFRoZSBwaW4gY29udHJvbGxlciBub2RlIHNob3VsZCBiZSB0aGUg Y2hpbGQgb2YgYSBzeXNjb24gbm9kZSB3aXRoIHRoZQ0KKyAgcmVxdWlyZWQgcHJvcGVydHk6DQor ICAtIGNvbXBhdGlibGU6ICJzeXNjb24iDQorDQorcHJvcGVydGllczoNCisgIGNvbXBhdGlibGU6 DQorICAgIGNvbnN0OiBtZWRpYXRlayxtdDY3NzktcGluY3RybA0KKw0KKyAgcmVnOg0KKyAgICBt aW5JdGVtczogOQ0KKyAgICBtYXhJdGVtczogOQ0KKw0KKyAgcmVnLW5hbWVzOg0KKyAgICBpdGVt czoNCisgICAgICAtIGNvbnN0OiAiZ3BpbyINCisgICAgICAtIGNvbnN0OiAiaW9jZmdfcm0iDQor ICAgICAgLSBjb25zdDogImlvY2ZnX2JyIg0KKyAgICAgIC0gY29uc3Q6ICJpb2NmZ19sbSINCisg ICAgICAtIGNvbnN0OiAiaW9jZmdfbGIiDQorICAgICAgLSBjb25zdDogImlvY2ZnX3J0Ig0KKyAg ICAgIC0gY29uc3Q6ICJpb2NmZ19sdCINCisgICAgICAtIGNvbnN0OiAiaW9jZmdfdGwiDQorICAg ICAgLSBjb25zdDogImVpbnQiDQorDQorICBncGlvLWNvbnRyb2xsZXI6IHRydWUNCisNCisgICIj Z3Bpby1jZWxscyI6DQorICAgIGNvbnN0OiAyDQorICAgIGRlc2NyaXB0aW9uOiB8DQorICAgICAg TnVtYmVyIG9mIGNlbGxzIGluIEdQSU8gc3BlY2lmaWVyLiBTaW5jZSB0aGUgZ2VuZXJpYyBHUElP DQorICAgICAgYmluZGluZyBpcyB1c2VkLCB0aGUgYW1vdW50IG9mIGNlbGxzIG11c3QgYmUgc3Bl Y2lmaWVkIGFzIDIuIFNlZSB0aGUgYmVsb3cNCisgICAgICBtZW50aW9uZWQgZ3BpbyBiaW5kaW5n IHJlcHJlc2VudGF0aW9uIGZvciBkZXNjcmlwdGlvbiBvZiBwYXJ0aWN1bGFyIGNlbGxzLg0KKw0K KyAgZ3Bpby1yYW5nZXM6DQorICAgIG1pbkl0ZW1zOiAxDQorICAgIG1heEl0ZW1zOiA1DQorICAg IGRlc2NyaXB0aW9uOiB8DQorICAgICAgR1BJTyB2YWxpZCBudW1iZXIgcmFuZ2UuDQorDQorICBp bnRlcnJ1cHQtY29udHJvbGxlcjogdHJ1ZQ0KKw0KKyAgaW50ZXJydXB0czoNCisgICAgbWF4SXRl bXM6IDENCisgICAgZGVzY3JpcHRpb246IHwNCisgICAgICBTcGVjaWZpZXMgdGhlIHN1bW1hcnkg SVJRLg0KKw0KKyAgIiNpbnRlcnJ1cHQtY2VsbHMiOg0KKyAgICBjb25zdDogMg0KKw0KK3JlcXVp cmVkOg0KKyAgLSBjb21wYXRpYmxlDQorICAtIHJlZw0KKyAgLSByZWctbmFtZXMNCisgIC0gZ3Bp by1jb250cm9sbGVyDQorICAtICIjZ3Bpby1jZWxscyINCisgIC0gZ3Bpby1yYW5nZXMNCisgIC0g aW50ZXJydXB0LWNvbnRyb2xsZXINCisgIC0gaW50ZXJydXB0cw0KKyAgLSAiI2ludGVycnVwdC1j ZWxscyINCisNCitwYXR0ZXJuUHJvcGVydGllczoNCisgICctWzAtOV0qJCc6DQorICAgIHR5cGU6 IG9iamVjdA0KKyAgICBwYXR0ZXJuUHJvcGVydGllczoNCisgICAgICAnLXBpbnMqJCc6DQorICAg ICAgICB0eXBlOiBvYmplY3QNCisgICAgICAgIGRlc2NyaXB0aW9uOiB8DQorICAgICAgICAgIEEg cGluY3RybCBub2RlIHNob3VsZCBjb250YWluIGF0IGxlYXN0IG9uZSBzdWJub2RlcyByZXByZXNl bnRpbmcgdGhlDQorICAgICAgICAgIHBpbmN0cmwgZ3JvdXBzIGF2YWlsYWJsZSBvbiB0aGUgbWFj aGluZS4gRWFjaCBzdWJub2RlIHdpbGwgbGlzdCB0aGUNCisgICAgICAgICAgcGlucyBpdCBuZWVk cywgYW5kIGhvdyB0aGV5IHNob3VsZCBiZSBjb25maWd1cmVkLCB3aXRoIHJlZ2FyZCB0byBtdXhl cg0KKyAgICAgICAgICBjb25maWd1cmF0aW9uLCBwdWxsdXBzLCBkcml2ZSBzdHJlbmd0aCwgaW5w dXQgZW5hYmxlL2Rpc2FibGUgYW5kIGlucHV0IHNjaG1pdHQuDQorICAgICAgICAkcmVmOiAiL3Nj aGVtYXMvcGluY3RybC9waW5jZmctbm9kZS55YW1sIg0KKw0KKyAgICAgICAgcHJvcGVydGllczoN CisgICAgICAgICAgcGlubXV4Og0KKyAgICAgICAgICAgIGRlc2NyaXB0aW9uOg0KKyAgICAgICAg ICAgICAgaW50ZWdlciBhcnJheSwgcmVwcmVzZW50cyBncGlvIHBpbiBudW1iZXIgYW5kIG11eCBz ZXR0aW5nLg0KKyAgICAgICAgICAgICAgU3VwcG9ydGVkIHBpbiBudW1iZXIgYW5kIG11eCB2YXJp ZXMgZm9yIGRpZmZlcmVudCBTb0NzLCBhbmQgYXJlIGRlZmluZWQNCisgICAgICAgICAgICAgIGFz IG1hY3JvcyBpbiBib290L2R0cy88c29jPi1waW5mdW5jLmggZGlyZWN0bHkuDQorDQorICAgICAg ICAgIGJpYXMtZGlzYWJsZTogdHJ1ZQ0KKw0KKyAgICAgICAgICBiaWFzLXB1bGwtdXA6IHRydWUN CisNCisgICAgICAgICAgYmlhcy1wdWxsLWRvd246IHRydWUNCisNCisgICAgICAgICAgaW5wdXQt ZW5hYmxlOiB0cnVlDQorDQorICAgICAgICAgIGlucHV0LWRpc2FibGU6IHRydWUNCisNCisgICAg ICAgICAgb3V0cHV0LWxvdzogdHJ1ZQ0KKw0KKyAgICAgICAgICBvdXRwdXQtaGlnaDogdHJ1ZQ0K Kw0KKyAgICAgICAgICBpbnB1dC1zY2htaXR0LWVuYWJsZTogdHJ1ZQ0KKw0KKyAgICAgICAgICBp bnB1dC1zY2htaXR0LWRpc2FibGU6IHRydWUNCisNCisgICAgICAgICAgbWVkaWF0ZWsscHVsbC11 cC1hZHY6DQorICAgICAgICAgICAgZGVzY3JpcHRpb246IHwNCisgICAgICAgICAgICAgIFB1bGwg dXAgc2V0aW5ncyBmb3IgMiBwdWxsIHJlc2lzdG9ycywgUjAgYW5kIFIxLiBVc2VyIGNhbg0KKyAg ICAgICAgICAgICAgY29uZmlndXJlIHRob3NlIHNwZWNpYWwgcGlucy4gVmFsaWQgYXJndW1lbnRz IGFyZSBkZXNjcmliZWQgYXMgYmVsb3c6DQorICAgICAgICAgICAgICAwOiAoUjEsIFIwKSA9ICgw LCAwKSB3aGljaCBtZWFucyBSMSBkaXNhYmxlZCBhbmQgUjAgZGlzYWJsZWQuDQorICAgICAgICAg ICAgICAxOiAoUjEsIFIwKSA9ICgwLCAxKSB3aGljaCBtZWFucyBSMSBkaXNhYmxlZCBhbmQgUjAg ZW5hYmxlZC4NCisgICAgICAgICAgICAgIDI6IChSMSwgUjApID0gKDEsIDApIHdoaWNoIG1lYW5z IFIxIGVuYWJsZWQgYW5kIFIwIGRpc2FibGVkLg0KKyAgICAgICAgICAgICAgMzogKFIxLCBSMCkg PSAoMSwgMSkgd2hpY2ggbWVhbnMgUjEgZW5hYmxlZCBhbmQgUjAgZW5hYmxlZC4NCisgICAgICAg ICAgICAkcmVmOiAvc2NoZW1hcy90eXBlcy55YW1sIy9kZWZpbml0aW9ucy91aW50MzINCisgICAg ICAgICAgICBlbnVtOiBbMCwgMSwgMiwgM10NCisNCisgICAgICAgICAgbWVkaWF0ZWsscHVsbC1k b3duLWFkdjoNCisgICAgICAgICAgICBkZXNjcmlwdGlvbjogfA0KKyAgICAgICAgICAgICAgUHVs bCBkb3duIHNldHRpbmdzIGZvciAyIHB1bGwgcmVzaXN0b3JzLCBSMCBhbmQgUjEuIFVzZXIgY2Fu DQorICAgICAgICAgICAgICBjb25maWd1cmUgdGhvc2Ugc3BlY2lhbCBwaW5zLiBWYWxpZCBhcmd1 bWVudHMgYXJlIGRlc2NyaWJlZCBhcyBiZWxvdzoNCisgICAgICAgICAgICAgIDA6IChSMSwgUjAp ID0gKDAsIDApIHdoaWNoIG1lYW5zIFIxIGRpc2FibGVkIGFuZCBSMCBkaXNhYmxlZC4NCisgICAg ICAgICAgICAgIDE6IChSMSwgUjApID0gKDAsIDEpIHdoaWNoIG1lYW5zIFIxIGRpc2FibGVkIGFu ZCBSMCBlbmFibGVkLg0KKyAgICAgICAgICAgICAgMjogKFIxLCBSMCkgPSAoMSwgMCkgd2hpY2gg bWVhbnMgUjEgZW5hYmxlZCBhbmQgUjAgZGlzYWJsZWQuDQorICAgICAgICAgICAgICAzOiAoUjEs IFIwKSA9ICgxLCAxKSB3aGljaCBtZWFucyBSMSBlbmFibGVkIGFuZCBSMCBlbmFibGVkLg0KKyAg ICAgICAgICAgICRyZWY6IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmluaXRpb25zL3VpbnQzMg0K KyAgICAgICAgICAgIGVudW06IFswLCAxLCAyLCAzXQ0KKw0KKyAgICAgICAgcmVxdWlyZWQ6DQor ICAgICAgICAgIC0gcGlubXV4DQorDQorICAgICAgICBhZGRpdGlvbmFsUHJvcGVydGllczogZmFs c2UNCisNCithZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCisNCitleGFtcGxlczoNCisgIC0g fA0KKyAgICAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvaW50ZXJydXB0LWNvbnRyb2xsZXIvaXJxLmg+ DQorICAgICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29udHJvbGxlci9hcm0tZ2lj Lmg+DQorICAgICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9waW5jdHJsL210Njc3OS1waW5mdW5jLmg+ DQorDQorICAgIHNvYyB7DQorICAgICAgICAjYWRkcmVzcy1jZWxscyA9IDwyPjsNCisgICAgICAg ICNzaXplLWNlbGxzID0gPDI+Ow0KKw0KKyAgICAgICAgcGlvOiBwaW5jdHJsQDEwMDA1MDAwIHsN CisgICAgICAgICAgICBjb21wYXRpYmxlID0gIm1lZGlhdGVrLG10Njc3OS1waW5jdHJsIjsNCisg ICAgICAgICAgICByZWcgPSA8MCAweDEwMDA1MDAwIDAgMHgxMDAwPiwNCisgICAgICAgICAgICAg ICAgPDAgMHgxMWMyMDAwMCAwIDB4MTAwMD4sDQorICAgICAgICAgICAgICAgIDwwIDB4MTFkMTAw MDAgMCAweDEwMDA+LA0KKyAgICAgICAgICAgICAgICA8MCAweDExZTIwMDAwIDAgMHgxMDAwPiwN CisgICAgICAgICAgICAgICAgPDAgMHgxMWU3MDAwMCAwIDB4MTAwMD4sDQorICAgICAgICAgICAg ICAgIDwwIDB4MTFlYTAwMDAgMCAweDEwMDA+LA0KKyAgICAgICAgICAgICAgICA8MCAweDExZjIw MDAwIDAgMHgxMDAwPiwNCisgICAgICAgICAgICAgICAgPDAgMHgxMWYzMDAwMCAwIDB4MTAwMD4s DQorICAgICAgICAgICAgICAgIDwwIDB4MTAwMGIwMDAgMCAweDEwMDA+Ow0KKyAgICAgICAgICAg IHJlZy1uYW1lcyA9ICJncGlvIiwgImlvY2ZnX3JtIiwNCisgICAgICAgICAgICAgICJpb2NmZ19i ciIsICJpb2NmZ19sbSIsDQorICAgICAgICAgICAgICAiaW9jZmdfbGIiLCAiaW9jZmdfcnQiLA0K KyAgICAgICAgICAgICAgImlvY2ZnX2x0IiwgImlvY2ZnX3RsIiwNCisgICAgICAgICAgICAgICJl aW50IjsNCisgICAgICAgICAgICBncGlvLWNvbnRyb2xsZXI7DQorICAgICAgICAgICAgI2dwaW8t Y2VsbHMgPSA8Mj47DQorICAgICAgICAgICAgZ3Bpby1yYW5nZXMgPSA8JnBpbyAwIDAgMjEwPjsN CisgICAgICAgICAgICBpbnRlcnJ1cHQtY29udHJvbGxlcjsNCisgICAgICAgICAgICAjaW50ZXJy dXB0LWNlbGxzID0gPDI+Ow0KKyAgICAgICAgICAgIGludGVycnVwdHMgPSA8R0lDX1NQSSAyMDQg SVJRX1RZUEVfTEVWRUxfSElHSD47DQorDQorICAgICAgICAgICAgbW1jMF9waW5zX2RlZmF1bHQ6 IG1tYzAtMCB7DQorICAgICAgICAgICAgICAgIGNtZC1kYXQtcGlucyB7DQorICAgICAgICAgICAg ICAgICAgICBwaW5tdXggPSA8UElOTVVYX0dQSU8xNjhfX0ZVTkNfTVNEQzBfREFUMD4sDQorICAg ICAgICAgICAgICAgICAgICAgICAgPFBJTk1VWF9HUElPMTcyX19GVU5DX01TREMwX0RBVDE+LA0K KyAgICAgICAgICAgICAgICAgICAgICAgIDxQSU5NVVhfR1BJTzE2OV9fRlVOQ19NU0RDMF9EQVQy PiwNCisgICAgICAgICAgICAgICAgICAgICAgICA8UElOTVVYX0dQSU8xNzdfX0ZVTkNfTVNEQzBf REFUMz4sDQorICAgICAgICAgICAgICAgICAgICAgICAgPFBJTk1VWF9HUElPMTcwX19GVU5DX01T REMwX0RBVDQ+LA0KKyAgICAgICAgICAgICAgICAgICAgICAgIDxQSU5NVVhfR1BJTzE3M19fRlVO Q19NU0RDMF9EQVQ1PiwNCisgICAgICAgICAgICAgICAgICAgICAgICA8UElOTVVYX0dQSU8xNzFf X0ZVTkNfTVNEQzBfREFUNj4sDQorICAgICAgICAgICAgICAgICAgICAgICAgPFBJTk1VWF9HUElP MTc0X19GVU5DX01TREMwX0RBVDc+LA0KKyAgICAgICAgICAgICAgICAgICAgICAgIDxQSU5NVVhf R1BJTzE2N19fRlVOQ19NU0RDMF9DTUQ+Ow0KKyAgICAgICAgICAgICAgICAgICAgaW5wdXQtZW5h YmxlOw0KKyAgICAgICAgICAgICAgICAgICAgbWVkaWF0ZWsscHVsbC11cC1hZHYgPSA8MT47DQor ICAgICAgICAgICAgICAgIH07DQorICAgICAgICAgICAgICAgIGNsay1waW5zIHsNCisgICAgICAg ICAgICAgICAgICAgIHBpbm11eCA9IDxQSU5NVVhfR1BJTzE3Nl9fRlVOQ19NU0RDMF9DTEs+Ow0K KyAgICAgICAgICAgICAgICAgICAgbWVkaWF0ZWsscHVsbC1kb3duLWFkdiA9IDwyPjsNCisgICAg ICAgICAgICAgICAgfTsNCisgICAgICAgICAgICAgICAgcnN0LXBpbnMgew0KKyAgICAgICAgICAg ICAgICAgICAgcGlubXV4ID0gPFBJTk1VWF9HUElPMTc4X19GVU5DX01TREMwX1JTVEI+Ow0KKyAg ICAgICAgICAgICAgICAgICAgbWVkaWF0ZWsscHVsbC11cC1hZHYgPSA8MD47DQorICAgICAgICAg ICAgICAgIH07DQorICAgICAgICAgICAgfTsNCisgICAgICAgIH07DQorDQorICAgICAgICBtbWMw IHsNCisgICAgICAgICAgIHBpbmN0cmwtMCA9IDwmbW1jMF9waW5zX2RlZmF1bHQ+Ow0KKyAgICAg ICAgICAgcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsNCisgICAgICAgIH07DQorICAgIH07DQot LSANCjIuMTguMA0K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3C0ADC433DF for ; Thu, 30 Jul 2020 13:31:04 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id ED580206D8 for ; Thu, 30 Jul 2020 13:31:03 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="cucYQsvQ"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="q+n721//" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org ED580206D8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=bUQLvgqXe/ht7E7p0h38IzR6JeyJPkU4QP6LqgoacSQ=; b=cucYQsvQ+n6MjqxZ9Mg2jKDjx TCM0Q8rK/Z0BTkbgw0UD6DCZRUsAAyxAub7tzAuSILILMtMk+Hql3P7D2rWmPU06vsAWRKYqbT6G5 Qudmkj7PK52FtiZCBcqkLv9027cD9uZJUH5NVW4kjYTlEB/fw4ZJYJlZezLGd7WVDwsUpyJ4GFQxl 2jPowK+3m+2VLH0PrdZ6QiQvHv4qJUmEbgP/syJ38yUqJUMjjpHTSPHNxRTy/pUG4dIIEKtq49uiH ckjVEYfYvunnlHITCCV2kg586ILgsTI4aByd9BqaSRr1lV35RnYl5ox8blWJtdreFlAGI0/gbwMPM TEMoh6F9g==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k18e3-0004BM-V0; Thu, 30 Jul 2020 13:30:51 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k18dr-00046R-Pd; Thu, 30 Jul 2020 13:30:41 +0000 X-UUID: d6d0bed2a2c741478d3711ef76159f0c-20200730 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=j/sDT7SY2FsdxCnPb8oKpm2FGAyYICTsFKrnaf+xjro=; b=q+n721//kP2sqAb6pCwoIJ5WDduEDnF5DHwDmmwhp5SzeeMTWa64fOmRZtEUUBk7kIWE8lIglOgUesMY/JEP3aWKE8fudkRUfqb0uC4hN+LokgDifixvwvsaHz7CMalKZfDMxGg+zm6wPOKcraZSmUTMwj1XPeL4VX4jNS1D0gA=; X-UUID: d6d0bed2a2c741478d3711ef76159f0c-20200730 Received: from mtkcas67.mediatek.inc [(172.29.193.45)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 2059268777; Thu, 30 Jul 2020 05:30:20 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 30 Jul 2020 06:30:29 -0700 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 30 Jul 2020 21:30:15 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 30 Jul 2020 21:30:15 +0800 From: Hanks Chen To: Linus Walleij , Rob Herring , Matthias Brugger , "Michael Turquette" , Stephen Boyd Subject: [PATCH v10 1/3] dt-bindings: pinctrl: add bindings for MediaTek MT6779 SoC Date: Thu, 30 Jul 2020 21:30:14 +0800 Message-ID: <1596115816-11758-2-git-send-email-hanks.chen@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1596115816-11758-1-git-send-email-hanks.chen@mediatek.com> References: <1596115816-11758-1-git-send-email-hanks.chen@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 60B3C0A2016D9C45A92EF6B13C4129F947663C6FCB9B7A8DB7AB254757149FE02000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200730_093040_000338_194C7B16 X-CRM114-Status: GOOD ( 17.64 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, CC Hwang , Andy Teng , Hanks Chen , YueHaibing , linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-mediatek@lists.infradead.org, Loda Chou , mtk01761 , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org From: Andy Teng Add devicetree bindings for MediaTek MT6779 pinctrl driver. Signed-off-by: Andy Teng Signed-off-by: Hanks Chen --- .../pinctrl/mediatek,mt6779-pinctrl.yaml | 202 ++++++++++++++++++ 1 file changed, 202 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml new file mode 100644 index 000000000000..152c151c27ad --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml @@ -0,0 +1,202 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/mediatek,mt6779-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek MT6779 Pin Controller Device Tree Bindings + +maintainers: + - Andy Teng + +description: |+ + The pin controller node should be the child of a syscon node with the + required property: + - compatible: "syscon" + +properties: + compatible: + const: mediatek,mt6779-pinctrl + + reg: + minItems: 9 + maxItems: 9 + + reg-names: + items: + - const: "gpio" + - const: "iocfg_rm" + - const: "iocfg_br" + - const: "iocfg_lm" + - const: "iocfg_lb" + - const: "iocfg_rt" + - const: "iocfg_lt" + - const: "iocfg_tl" + - const: "eint" + + gpio-controller: true + + "#gpio-cells": + const: 2 + description: | + Number of cells in GPIO specifier. Since the generic GPIO + binding is used, the amount of cells must be specified as 2. See the below + mentioned gpio binding representation for description of particular cells. + + gpio-ranges: + minItems: 1 + maxItems: 5 + description: | + GPIO valid number range. + + interrupt-controller: true + + interrupts: + maxItems: 1 + description: | + Specifies the summary IRQ. + + "#interrupt-cells": + const: 2 + +required: + - compatible + - reg + - reg-names + - gpio-controller + - "#gpio-cells" + - gpio-ranges + - interrupt-controller + - interrupts + - "#interrupt-cells" + +patternProperties: + '-[0-9]*$': + type: object + patternProperties: + '-pins*$': + type: object + description: | + A pinctrl node should contain at least one subnodes representing the + pinctrl groups available on the machine. Each subnode will list the + pins it needs, and how they should be configured, with regard to muxer + configuration, pullups, drive strength, input enable/disable and input schmitt. + $ref: "/schemas/pinctrl/pincfg-node.yaml" + + properties: + pinmux: + description: + integer array, represents gpio pin number and mux setting. + Supported pin number and mux varies for different SoCs, and are defined + as macros in boot/dts/-pinfunc.h directly. + + bias-disable: true + + bias-pull-up: true + + bias-pull-down: true + + input-enable: true + + input-disable: true + + output-low: true + + output-high: true + + input-schmitt-enable: true + + input-schmitt-disable: true + + mediatek,pull-up-adv: + description: | + Pull up setings for 2 pull resistors, R0 and R1. User can + configure those special pins. Valid arguments are described as below: + 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. + 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. + 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. + 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + + mediatek,pull-down-adv: + description: | + Pull down settings for 2 pull resistors, R0 and R1. User can + configure those special pins. Valid arguments are described as below: + 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. + 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. + 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. + 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + + required: + - pinmux + + additionalProperties: false + +additionalProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + pio: pinctrl@10005000 { + compatible = "mediatek,mt6779-pinctrl"; + reg = <0 0x10005000 0 0x1000>, + <0 0x11c20000 0 0x1000>, + <0 0x11d10000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e70000 0 0x1000>, + <0 0x11ea0000 0 0x1000>, + <0 0x11f20000 0 0x1000>, + <0 0x11f30000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "gpio", "iocfg_rm", + "iocfg_br", "iocfg_lm", + "iocfg_lb", "iocfg_rt", + "iocfg_lt", "iocfg_tl", + "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 210>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = ; + + mmc0_pins_default: mmc0-0 { + cmd-dat-pins { + pinmux = , + , + , + , + , + , + , + , + ; + input-enable; + mediatek,pull-up-adv = <1>; + }; + clk-pins { + pinmux = ; + mediatek,pull-down-adv = <2>; + }; + rst-pins { + pinmux = ; + mediatek,pull-up-adv = <0>; + }; + }; + }; + + mmc0 { + pinctrl-0 = <&mmc0_pins_default>; + pinctrl-names = "default"; + }; + }; -- 2.18.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6CE1EC433E0 for ; Thu, 30 Jul 2020 13:32:19 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 38BF0206D8 for ; Thu, 30 Jul 2020 13:32:19 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="atzrbLar"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="q+n721//" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 38BF0206D8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=0rT0RZywtn0L+UK+c6BB//H7S1XhP4+0trnYl17L5S8=; b=atzrbLarJIFlPlHv//8g1hXyS DH+D1L+SqELV7U3P103YPdNLOVTdzI6R8NKpZttTiaAsfUZXnd57MuZv5sKUS2k94CDBRSzMAYri3 RR1nq4pt0ZOR45mxW50b1MxWAHF4HYVd8JB+LKAeicaGrz9inHjhHvkphUhIu6aS8szueJ/vn8vmY X+k0VWNIiNd8SQn3YFCtqueAnbU8hjwZTLKyADmiR279pIfxJT6M9zppIdCtWApZWXsN+J815fati d9xCYjfBbN7+1DT9KWHW+afX674raqCmG6iTT9/W7wxgSoiDamYV0b/GQj2kRzRCF2aSNYJqOtTcJ SmfE+A24w==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k18dz-00049p-B6; Thu, 30 Jul 2020 13:30:47 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k18dr-00046R-Pd; Thu, 30 Jul 2020 13:30:41 +0000 X-UUID: d6d0bed2a2c741478d3711ef76159f0c-20200730 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=j/sDT7SY2FsdxCnPb8oKpm2FGAyYICTsFKrnaf+xjro=; b=q+n721//kP2sqAb6pCwoIJ5WDduEDnF5DHwDmmwhp5SzeeMTWa64fOmRZtEUUBk7kIWE8lIglOgUesMY/JEP3aWKE8fudkRUfqb0uC4hN+LokgDifixvwvsaHz7CMalKZfDMxGg+zm6wPOKcraZSmUTMwj1XPeL4VX4jNS1D0gA=; X-UUID: d6d0bed2a2c741478d3711ef76159f0c-20200730 Received: from mtkcas67.mediatek.inc [(172.29.193.45)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 2059268777; Thu, 30 Jul 2020 05:30:20 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 30 Jul 2020 06:30:29 -0700 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 30 Jul 2020 21:30:15 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 30 Jul 2020 21:30:15 +0800 From: Hanks Chen To: Linus Walleij , Rob Herring , Matthias Brugger , "Michael Turquette" , Stephen Boyd Subject: [PATCH v10 1/3] dt-bindings: pinctrl: add bindings for MediaTek MT6779 SoC Date: Thu, 30 Jul 2020 21:30:14 +0800 Message-ID: <1596115816-11758-2-git-send-email-hanks.chen@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1596115816-11758-1-git-send-email-hanks.chen@mediatek.com> References: <1596115816-11758-1-git-send-email-hanks.chen@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 60B3C0A2016D9C45A92EF6B13C4129F947663C6FCB9B7A8DB7AB254757149FE02000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200730_093040_000338_194C7B16 X-CRM114-Status: GOOD ( 17.64 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, CC Hwang , Andy Teng , Hanks Chen , YueHaibing , linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-mediatek@lists.infradead.org, Loda Chou , mtk01761 , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Andy Teng Add devicetree bindings for MediaTek MT6779 pinctrl driver. Signed-off-by: Andy Teng Signed-off-by: Hanks Chen --- .../pinctrl/mediatek,mt6779-pinctrl.yaml | 202 ++++++++++++++++++ 1 file changed, 202 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml new file mode 100644 index 000000000000..152c151c27ad --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml @@ -0,0 +1,202 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/mediatek,mt6779-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek MT6779 Pin Controller Device Tree Bindings + +maintainers: + - Andy Teng + +description: |+ + The pin controller node should be the child of a syscon node with the + required property: + - compatible: "syscon" + +properties: + compatible: + const: mediatek,mt6779-pinctrl + + reg: + minItems: 9 + maxItems: 9 + + reg-names: + items: + - const: "gpio" + - const: "iocfg_rm" + - const: "iocfg_br" + - const: "iocfg_lm" + - const: "iocfg_lb" + - const: "iocfg_rt" + - const: "iocfg_lt" + - const: "iocfg_tl" + - const: "eint" + + gpio-controller: true + + "#gpio-cells": + const: 2 + description: | + Number of cells in GPIO specifier. Since the generic GPIO + binding is used, the amount of cells must be specified as 2. See the below + mentioned gpio binding representation for description of particular cells. + + gpio-ranges: + minItems: 1 + maxItems: 5 + description: | + GPIO valid number range. + + interrupt-controller: true + + interrupts: + maxItems: 1 + description: | + Specifies the summary IRQ. + + "#interrupt-cells": + const: 2 + +required: + - compatible + - reg + - reg-names + - gpio-controller + - "#gpio-cells" + - gpio-ranges + - interrupt-controller + - interrupts + - "#interrupt-cells" + +patternProperties: + '-[0-9]*$': + type: object + patternProperties: + '-pins*$': + type: object + description: | + A pinctrl node should contain at least one subnodes representing the + pinctrl groups available on the machine. Each subnode will list the + pins it needs, and how they should be configured, with regard to muxer + configuration, pullups, drive strength, input enable/disable and input schmitt. + $ref: "/schemas/pinctrl/pincfg-node.yaml" + + properties: + pinmux: + description: + integer array, represents gpio pin number and mux setting. + Supported pin number and mux varies for different SoCs, and are defined + as macros in boot/dts/-pinfunc.h directly. + + bias-disable: true + + bias-pull-up: true + + bias-pull-down: true + + input-enable: true + + input-disable: true + + output-low: true + + output-high: true + + input-schmitt-enable: true + + input-schmitt-disable: true + + mediatek,pull-up-adv: + description: | + Pull up setings for 2 pull resistors, R0 and R1. User can + configure those special pins. Valid arguments are described as below: + 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. + 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. + 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. + 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + + mediatek,pull-down-adv: + description: | + Pull down settings for 2 pull resistors, R0 and R1. User can + configure those special pins. Valid arguments are described as below: + 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. + 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. + 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. + 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + + required: + - pinmux + + additionalProperties: false + +additionalProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + pio: pinctrl@10005000 { + compatible = "mediatek,mt6779-pinctrl"; + reg = <0 0x10005000 0 0x1000>, + <0 0x11c20000 0 0x1000>, + <0 0x11d10000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e70000 0 0x1000>, + <0 0x11ea0000 0 0x1000>, + <0 0x11f20000 0 0x1000>, + <0 0x11f30000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "gpio", "iocfg_rm", + "iocfg_br", "iocfg_lm", + "iocfg_lb", "iocfg_rt", + "iocfg_lt", "iocfg_tl", + "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 210>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = ; + + mmc0_pins_default: mmc0-0 { + cmd-dat-pins { + pinmux = , + , + , + , + , + , + , + , + ; + input-enable; + mediatek,pull-up-adv = <1>; + }; + clk-pins { + pinmux = ; + mediatek,pull-down-adv = <2>; + }; + rst-pins { + pinmux = ; + mediatek,pull-up-adv = <0>; + }; + }; + }; + + mmc0 { + pinctrl-0 = <&mmc0_pins_default>; + pinctrl-names = "default"; + }; + }; -- 2.18.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel