From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E876CC43461 for ; Fri, 4 Sep 2020 06:45:26 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id AFE7F206B8 for ; Fri, 4 Sep 2020 06:45:26 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="QILZ7lua"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="YbhwXwZI" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org AFE7F206B8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=kyVUzRmE0KEsj9W+LSzz1qdhV/vv0FGR3WIvV9/irUM=; b=QILZ7luak7WxRAK7UOYeHP6CI sZSUOPuhTRnaz3X/9qTN7OMzqR9Nk1lIvUC43wPNOGcjwdLDtAM6Ah5Yj2IZtIANBW3h0yafTIAi7 jKDrpbR94WagzOny7Q4W2Zz8z0LwHlVxXGfYHU3kxJVzTAFfTavPJ3fdUPKkhx0UJja0aRITNqgAA DT13mIPr2yz5SQcqzwpJwTW2suqU/Vz2FB9UVAHsSYVzzXJK44HK3NgvX97Gatkm3bTCoyWeM+3of 7wtD2HQQ8v+QWII1jOgcovecFla60reP8kqrnsF4fnxvcgfJbN0QmruMDWekwTcCxpl8ku+nwE767 AscVTeEUQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TI-0002zE-0n; Fri, 04 Sep 2020 06:45:16 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TA-0002w6-41; Fri, 04 Sep 2020 06:45:09 +0000 X-UUID: bfdaaf29710a40f1b4137c0ef85356c5-20200903 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=VwEG62ZinjOJQ7i1HuY68zs84FT+XWmhinFNtU9FoFA=; b=YbhwXwZIoYCv4OP/DO+TLU0jrqnJ6PKPDBFufzjicStRLyQFtjBOINnTdg56gOXxAm9x2iqUsYXtMIYcBvHFh+8AR/GSQjXMBietr2VwTcow2O0RVdt3MSMrkdLocWmvtXwchMar4O2VGaPrZTHykSMTHe1AEhCuP35C+mPLVwo=; X-UUID: bfdaaf29710a40f1b4137c0ef85356c5-20200903 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 957980267; Thu, 03 Sep 2020 22:44:59 -0800 Received: from MTKMBS07N2.mediatek.inc (172.21.101.141) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 3 Sep 2020 23:44:58 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , "Rob Herring" , Sascha Hauer Subject: [PATCH 1/3] dt-bindings: soc: Add MT8192 power dt-bindings Date: Fri, 4 Sep 2020 14:44:53 +0800 Message-ID: <1599201895-11013-2-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200904_024508_307342_6C3AD229 X-CRM114-Status: GOOD ( 15.16 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Weiyi Lu , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Add power dt-bindings of MT8192 Signed-off-by: Weiyi Lu --- .../devicetree/bindings/soc/mediatek/scpsys.txt | 5 ++++ include/dt-bindings/power/mt8192-power.h | 32 ++++++++++++++++++++++ 2 files changed, 37 insertions(+) create mode 100644 include/dt-bindings/power/mt8192-power.h diff --git a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt index efe2025..7f322f9 100644 --- a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt +++ b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt @@ -16,6 +16,7 @@ power/power-domain.yaml. It provides the power domains defined in - include/dt-bindings/power/mt2712-power.h - include/dt-bindings/power/mt7622-power.h - include/dt-bindings/power/mt8183-power.h +- include/dt-bindings/power/mt8192-power.h Required properties for power controller: - compatible: Should be one of: @@ -29,6 +30,7 @@ Required properties for power controller: - "mediatek,mt7629-scpsys", "mediatek,mt7622-scpsys": For MT7629 SoC - "mediatek,mt8173-scpsys" - "mediatek,mt8183-scpsys" + - "mediatek,mt8192-scpsys" - #power-domain-cells: Must be 1 - #address-cells: Should be 1 - #size-cells: Should be 0 @@ -50,6 +52,9 @@ Required properties for power controller: Required clocks for MT8183: "audio", "audio1", "audio2", "mfg", "mm", "cam", "isp", "vpu", "vpu1", "vpu2", "vpu3"; + Required clocks for MT8192: "audio", "audio1", "audio2", "conn", "mfg", + "disp", "disp1", "ipe", "isp", "isp1", + "mdp", "venc", "vdec", "cam" Optional properties for power controller: - vdec-supply: Power supply for the vdec power domain diff --git a/include/dt-bindings/power/mt8192-power.h b/include/dt-bindings/power/mt8192-power.h new file mode 100644 index 0000000..4eaa53d --- /dev/null +++ b/include/dt-bindings/power/mt8192-power.h @@ -0,0 +1,32 @@ +/* SPDX-License-Identifier: GPL-2.0 + * + * Copyright (c) 2020 MediaTek Inc. + * Author: Weiyi Lu + */ + +#ifndef _DT_BINDINGS_POWER_MT8192_POWER_H +#define _DT_BINDINGS_POWER_MT8192_POWER_H + +#define MT8192_POWER_DOMAIN_AUDIO 0 +#define MT8192_POWER_DOMAIN_CONN 1 +#define MT8192_POWER_DOMAIN_MFG0 2 +#define MT8192_POWER_DOMAIN_MFG1 3 +#define MT8192_POWER_DOMAIN_MFG2 4 +#define MT8192_POWER_DOMAIN_MFG3 5 +#define MT8192_POWER_DOMAIN_MFG4 6 +#define MT8192_POWER_DOMAIN_MFG5 7 +#define MT8192_POWER_DOMAIN_MFG6 8 +#define MT8192_POWER_DOMAIN_DISP 9 +#define MT8192_POWER_DOMAIN_IPE 10 +#define MT8192_POWER_DOMAIN_ISP 11 +#define MT8192_POWER_DOMAIN_ISP2 12 +#define MT8192_POWER_DOMAIN_MDP 13 +#define MT8192_POWER_DOMAIN_VENC 14 +#define MT8192_POWER_DOMAIN_VDEC 15 +#define MT8192_POWER_DOMAIN_VDEC2 16 +#define MT8192_POWER_DOMAIN_CAM 17 +#define MT8192_POWER_DOMAIN_CAM_RAWA 18 +#define MT8192_POWER_DOMAIN_CAM_RAWB 19 +#define MT8192_POWER_DOMAIN_CAM_RAWC 20 + +#endif /* _DT_BINDINGS_POWER_MT8192_POWER_H */ -- 1.8.1.1.dirty _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CF9EEC433E2 for ; Fri, 4 Sep 2020 06:46:28 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 86930206B8 for ; Fri, 4 Sep 2020 06:46:28 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="kh6xlHMs"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="YbhwXwZI" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 86930206B8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=zljnnNXT970DTuOFMOBwQki+GXZ6XBMCc2pXIG+Hkfg=; b=kh6xlHMsS9WskI6DL2d1P0AEW 3QzP9sYf8XlApslSv4+9fawHDzKDq/O2RQyS5TMlUogCtP0RK9WoMsMQ5QeOVxsSf7NcLM0T51e+d RDpco6PEJnJhQS6yjhiPh5gNQcQAYISWQjERItJrPbS0pnzgrfV9sJQKa2tIh760sCE/9iprtNGDI Vxa+lnTIf5zJxQY2yHd2CMO7wbJaDx80RWNKUgDQH1zW910mQf4WhKffzm1WFKAi7C0f7wYjn1dzI amMHmKlCZlC1x/RLylEq2mwNBMWArimLdn+Gyuv32XZ0BTgVNMwxgPEZ4HYLqQxYyHHdV+yaPIMHe UtZsDu50Q==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TD-0002y2-2G; Fri, 04 Sep 2020 06:45:11 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TA-0002w6-41; Fri, 04 Sep 2020 06:45:09 +0000 X-UUID: bfdaaf29710a40f1b4137c0ef85356c5-20200903 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=VwEG62ZinjOJQ7i1HuY68zs84FT+XWmhinFNtU9FoFA=; b=YbhwXwZIoYCv4OP/DO+TLU0jrqnJ6PKPDBFufzjicStRLyQFtjBOINnTdg56gOXxAm9x2iqUsYXtMIYcBvHFh+8AR/GSQjXMBietr2VwTcow2O0RVdt3MSMrkdLocWmvtXwchMar4O2VGaPrZTHykSMTHe1AEhCuP35C+mPLVwo=; X-UUID: bfdaaf29710a40f1b4137c0ef85356c5-20200903 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 957980267; Thu, 03 Sep 2020 22:44:59 -0800 Received: from MTKMBS07N2.mediatek.inc (172.21.101.141) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 3 Sep 2020 23:44:58 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , "Rob Herring" , Sascha Hauer Subject: [PATCH 1/3] dt-bindings: soc: Add MT8192 power dt-bindings Date: Fri, 4 Sep 2020 14:44:53 +0800 Message-ID: <1599201895-11013-2-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200904_024508_307342_6C3AD229 X-CRM114-Status: GOOD ( 15.16 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Weiyi Lu , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add power dt-bindings of MT8192 Signed-off-by: Weiyi Lu --- .../devicetree/bindings/soc/mediatek/scpsys.txt | 5 ++++ include/dt-bindings/power/mt8192-power.h | 32 ++++++++++++++++++++++ 2 files changed, 37 insertions(+) create mode 100644 include/dt-bindings/power/mt8192-power.h diff --git a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt index efe2025..7f322f9 100644 --- a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt +++ b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt @@ -16,6 +16,7 @@ power/power-domain.yaml. It provides the power domains defined in - include/dt-bindings/power/mt2712-power.h - include/dt-bindings/power/mt7622-power.h - include/dt-bindings/power/mt8183-power.h +- include/dt-bindings/power/mt8192-power.h Required properties for power controller: - compatible: Should be one of: @@ -29,6 +30,7 @@ Required properties for power controller: - "mediatek,mt7629-scpsys", "mediatek,mt7622-scpsys": For MT7629 SoC - "mediatek,mt8173-scpsys" - "mediatek,mt8183-scpsys" + - "mediatek,mt8192-scpsys" - #power-domain-cells: Must be 1 - #address-cells: Should be 1 - #size-cells: Should be 0 @@ -50,6 +52,9 @@ Required properties for power controller: Required clocks for MT8183: "audio", "audio1", "audio2", "mfg", "mm", "cam", "isp", "vpu", "vpu1", "vpu2", "vpu3"; + Required clocks for MT8192: "audio", "audio1", "audio2", "conn", "mfg", + "disp", "disp1", "ipe", "isp", "isp1", + "mdp", "venc", "vdec", "cam" Optional properties for power controller: - vdec-supply: Power supply for the vdec power domain diff --git a/include/dt-bindings/power/mt8192-power.h b/include/dt-bindings/power/mt8192-power.h new file mode 100644 index 0000000..4eaa53d --- /dev/null +++ b/include/dt-bindings/power/mt8192-power.h @@ -0,0 +1,32 @@ +/* SPDX-License-Identifier: GPL-2.0 + * + * Copyright (c) 2020 MediaTek Inc. + * Author: Weiyi Lu + */ + +#ifndef _DT_BINDINGS_POWER_MT8192_POWER_H +#define _DT_BINDINGS_POWER_MT8192_POWER_H + +#define MT8192_POWER_DOMAIN_AUDIO 0 +#define MT8192_POWER_DOMAIN_CONN 1 +#define MT8192_POWER_DOMAIN_MFG0 2 +#define MT8192_POWER_DOMAIN_MFG1 3 +#define MT8192_POWER_DOMAIN_MFG2 4 +#define MT8192_POWER_DOMAIN_MFG3 5 +#define MT8192_POWER_DOMAIN_MFG4 6 +#define MT8192_POWER_DOMAIN_MFG5 7 +#define MT8192_POWER_DOMAIN_MFG6 8 +#define MT8192_POWER_DOMAIN_DISP 9 +#define MT8192_POWER_DOMAIN_IPE 10 +#define MT8192_POWER_DOMAIN_ISP 11 +#define MT8192_POWER_DOMAIN_ISP2 12 +#define MT8192_POWER_DOMAIN_MDP 13 +#define MT8192_POWER_DOMAIN_VENC 14 +#define MT8192_POWER_DOMAIN_VDEC 15 +#define MT8192_POWER_DOMAIN_VDEC2 16 +#define MT8192_POWER_DOMAIN_CAM 17 +#define MT8192_POWER_DOMAIN_CAM_RAWA 18 +#define MT8192_POWER_DOMAIN_CAM_RAWB 19 +#define MT8192_POWER_DOMAIN_CAM_RAWC 20 + +#endif /* _DT_BINDINGS_POWER_MT8192_POWER_H */ -- 1.8.1.1.dirty _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.4 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3FF43C433E2 for ; Fri, 4 Sep 2020 06:45:16 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 10982206B8 for ; Fri, 4 Sep 2020 06:45:16 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="JjjKr8id" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726811AbgIDGpG (ORCPT ); Fri, 4 Sep 2020 02:45:06 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:52747 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726114AbgIDGpF (ORCPT ); Fri, 4 Sep 2020 02:45:05 -0400 X-UUID: cee1b582b5fd41cc94607be22f18b1f0-20200904 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=VwEG62ZinjOJQ7i1HuY68zs84FT+XWmhinFNtU9FoFA=; b=JjjKr8idBiS8GDNDAseDxPNRfVaj5CnUQP8draGgUxJ9yUAwiPiD1qv+fjBJ1F+oRE05lBux5EJywmqaqhAupbcJwetJ6cSbsUwYYQYwyDsynA75c7Rc8GrFKYClmFffHxmo9u9wIfWzIuW5lVI6gunu46H29f/Q7UlxkZ/CZUw=; X-UUID: cee1b582b5fd41cc94607be22f18b1f0-20200904 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1214379933; Fri, 04 Sep 2020 14:44:57 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , Rob Herring , Sascha Hauer CC: , , , , , Weiyi Lu Subject: [PATCH 1/3] dt-bindings: soc: Add MT8192 power dt-bindings Date: Fri, 4 Sep 2020 14:44:53 +0800 Message-ID: <1599201895-11013-2-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org QWRkIHBvd2VyIGR0LWJpbmRpbmdzIG9mIE1UODE5Mg0KDQpTaWduZWQtb2ZmLWJ5OiBXZWl5aSBM dSA8d2VpeWkubHVAbWVkaWF0ZWsuY29tPg0KLS0tDQogLi4uL2RldmljZXRyZWUvYmluZGluZ3Mv c29jL21lZGlhdGVrL3NjcHN5cy50eHQgICAgfCAgNSArKysrDQogaW5jbHVkZS9kdC1iaW5kaW5n cy9wb3dlci9tdDgxOTItcG93ZXIuaCAgICAgICAgICAgfCAzMiArKysrKysrKysrKysrKysrKysr KysrDQogMiBmaWxlcyBjaGFuZ2VkLCAzNyBpbnNlcnRpb25zKCspDQogY3JlYXRlIG1vZGUgMTAw NjQ0IGluY2x1ZGUvZHQtYmluZGluZ3MvcG93ZXIvbXQ4MTkyLXBvd2VyLmgNCg0KZGlmZiAtLWdp dCBhL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9zb2MvbWVkaWF0ZWsvc2Nwc3lz LnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9zb2MvbWVkaWF0ZWsvc2Nw c3lzLnR4dA0KaW5kZXggZWZlMjAyNS4uN2YzMjJmOSAxMDA2NDQNCi0tLSBhL0RvY3VtZW50YXRp b24vZGV2aWNldHJlZS9iaW5kaW5ncy9zb2MvbWVkaWF0ZWsvc2Nwc3lzLnR4dA0KKysrIGIvRG9j dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL3NvYy9tZWRpYXRlay9zY3BzeXMudHh0DQpA QCAtMTYsNiArMTYsNyBAQCBwb3dlci9wb3dlci1kb21haW4ueWFtbC4gSXQgcHJvdmlkZXMgdGhl IHBvd2VyIGRvbWFpbnMgZGVmaW5lZCBpbg0KIC0gaW5jbHVkZS9kdC1iaW5kaW5ncy9wb3dlci9t dDI3MTItcG93ZXIuaA0KIC0gaW5jbHVkZS9kdC1iaW5kaW5ncy9wb3dlci9tdDc2MjItcG93ZXIu aA0KIC0gaW5jbHVkZS9kdC1iaW5kaW5ncy9wb3dlci9tdDgxODMtcG93ZXIuaA0KKy0gaW5jbHVk ZS9kdC1iaW5kaW5ncy9wb3dlci9tdDgxOTItcG93ZXIuaA0KIA0KIFJlcXVpcmVkIHByb3BlcnRp ZXMgZm9yIHBvd2VyIGNvbnRyb2xsZXI6DQogLSBjb21wYXRpYmxlOiBTaG91bGQgYmUgb25lIG9m Og0KQEAgLTI5LDYgKzMwLDcgQEAgUmVxdWlyZWQgcHJvcGVydGllcyBmb3IgcG93ZXIgY29udHJv bGxlcjoNCiAJLSAibWVkaWF0ZWssbXQ3NjI5LXNjcHN5cyIsICJtZWRpYXRlayxtdDc2MjItc2Nw c3lzIjogRm9yIE1UNzYyOSBTb0MNCiAJLSAibWVkaWF0ZWssbXQ4MTczLXNjcHN5cyINCiAJLSAi bWVkaWF0ZWssbXQ4MTgzLXNjcHN5cyINCisJLSAibWVkaWF0ZWssbXQ4MTkyLXNjcHN5cyINCiAt ICNwb3dlci1kb21haW4tY2VsbHM6IE11c3QgYmUgMQ0KIC0gI2FkZHJlc3MtY2VsbHM6IFNob3Vs ZCBiZSAxDQogLSAjc2l6ZS1jZWxsczogU2hvdWxkIGJlIDANCkBAIC01MCw2ICs1Miw5IEBAIFJl cXVpcmVkIHByb3BlcnRpZXMgZm9yIHBvd2VyIGNvbnRyb2xsZXI6DQogCVJlcXVpcmVkIGNsb2Nr cyBmb3IgTVQ4MTgzOiAiYXVkaW8iLCAiYXVkaW8xIiwgImF1ZGlvMiIsICJtZmciLCAibW0iLA0K IAkJCQkgICAgImNhbSIsICJpc3AiLCAidnB1IiwgInZwdTEiLCAidnB1MiIsDQogCQkJCSAgICAi dnB1MyI7DQorCVJlcXVpcmVkIGNsb2NrcyBmb3IgTVQ4MTkyOiAiYXVkaW8iLCAiYXVkaW8xIiwg ImF1ZGlvMiIsICJjb25uIiwgIm1mZyIsDQorCQkJCSAgICAiZGlzcCIsICJkaXNwMSIsICJpcGUi LCAiaXNwIiwgImlzcDEiLA0KKwkJCQkgICAgIm1kcCIsICJ2ZW5jIiwgInZkZWMiLCAiY2FtIg0K IA0KIE9wdGlvbmFsIHByb3BlcnRpZXMgZm9yIHBvd2VyIGNvbnRyb2xsZXI6DQogLSB2ZGVjLXN1 cHBseTogUG93ZXIgc3VwcGx5IGZvciB0aGUgdmRlYyBwb3dlciBkb21haW4NCmRpZmYgLS1naXQg YS9pbmNsdWRlL2R0LWJpbmRpbmdzL3Bvd2VyL210ODE5Mi1wb3dlci5oIGIvaW5jbHVkZS9kdC1i aW5kaW5ncy9wb3dlci9tdDgxOTItcG93ZXIuaA0KbmV3IGZpbGUgbW9kZSAxMDA2NDQNCmluZGV4 IDAwMDAwMDAuLjRlYWE1M2QNCi0tLSAvZGV2L251bGwNCisrKyBiL2luY2x1ZGUvZHQtYmluZGlu Z3MvcG93ZXIvbXQ4MTkyLXBvd2VyLmgNCkBAIC0wLDAgKzEsMzIgQEANCisvKiBTUERYLUxpY2Vu c2UtSWRlbnRpZmllcjogR1BMLTIuMA0KKyAqDQorICogQ29weXJpZ2h0IChjKSAyMDIwIE1lZGlh VGVrIEluYy4NCisgKiBBdXRob3I6IFdlaXlpIEx1IDx3ZWl5aS5sdUBtZWRpYXRlay5jb20+DQor ICovDQorDQorI2lmbmRlZiBfRFRfQklORElOR1NfUE9XRVJfTVQ4MTkyX1BPV0VSX0gNCisjZGVm aW5lIF9EVF9CSU5ESU5HU19QT1dFUl9NVDgxOTJfUE9XRVJfSA0KKw0KKyNkZWZpbmUgTVQ4MTky X1BPV0VSX0RPTUFJTl9BVURJTwkwDQorI2RlZmluZSBNVDgxOTJfUE9XRVJfRE9NQUlOX0NPTk4J MQ0KKyNkZWZpbmUgTVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkcwCTINCisjZGVmaW5lIE1UODE5Ml9Q T1dFUl9ET01BSU5fTUZHMQkzDQorI2RlZmluZSBNVDgxOTJfUE9XRVJfRE9NQUlOX01GRzIJNA0K KyNkZWZpbmUgTVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkczCTUNCisjZGVmaW5lIE1UODE5Ml9QT1dF Ul9ET01BSU5fTUZHNAk2DQorI2RlZmluZSBNVDgxOTJfUE9XRVJfRE9NQUlOX01GRzUJNw0KKyNk ZWZpbmUgTVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkc2CTgNCisjZGVmaW5lIE1UODE5Ml9QT1dFUl9E T01BSU5fRElTUAk5DQorI2RlZmluZSBNVDgxOTJfUE9XRVJfRE9NQUlOX0lQRQkJMTANCisjZGVm aW5lIE1UODE5Ml9QT1dFUl9ET01BSU5fSVNQCQkxMQ0KKyNkZWZpbmUgTVQ4MTkyX1BPV0VSX0RP TUFJTl9JU1AyCTEyDQorI2RlZmluZSBNVDgxOTJfUE9XRVJfRE9NQUlOX01EUAkJMTMNCisjZGVm aW5lIE1UODE5Ml9QT1dFUl9ET01BSU5fVkVOQwkxNA0KKyNkZWZpbmUgTVQ4MTkyX1BPV0VSX0RP TUFJTl9WREVDCTE1DQorI2RlZmluZSBNVDgxOTJfUE9XRVJfRE9NQUlOX1ZERUMyCTE2DQorI2Rl ZmluZSBNVDgxOTJfUE9XRVJfRE9NQUlOX0NBTQkJMTcNCisjZGVmaW5lIE1UODE5Ml9QT1dFUl9E T01BSU5fQ0FNX1JBV0EJMTgNCisjZGVmaW5lIE1UODE5Ml9QT1dFUl9ET01BSU5fQ0FNX1JBV0IJ MTkNCisjZGVmaW5lIE1UODE5Ml9QT1dFUl9ET01BSU5fQ0FNX1JBV0MJMjANCisNCisjZW5kaWYg LyogX0RUX0JJTkRJTkdTX1BPV0VSX01UODE5Ml9QT1dFUl9IICovDQotLSANCjEuOC4xLjEuZGly dHkNCg==