From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 067CBC43461 for ; Fri, 4 Sep 2020 06:45:37 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B4216206B8 for ; Fri, 4 Sep 2020 06:45:36 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="FEPt8tR3"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="nLz+Ou+Y" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B4216206B8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=v8os/til3o1UVHtW0E96/BYpsJqOTEAy2uXWy2c4+i0=; b=FEPt8tR37pW2v2vIRqOsyzVmZ WsjUol5T71VjuZ9PBFrv+I4+EiDI8hQvGoYuufeq9vYba+YQHjDTuUjaeFseeSbQ+jQyWsK2MBT+p 4NBoOTuQXK9f1zJEpU59ZcDbLYqvjytqizWhvR7zp2AWQrimeFsvG//XVPkFGcOAhJKfno/a0rWKx t7dvu0QqoR/SmESn6vH4BnD/LjTKDQ+KgjjpDZ2h8JmVEILge/rj8coWlwQ0Fu0yvFWdvmORkNhrX 5CqCcfgeDhyHmLpl+9En3/FR2qc55VtUUkDiLL05dbrrrlx7XxY10RP/RnUFDYyAqpfBB7P6FPeJ8 vQ1EQZm/Q==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TT-00033V-Fp; Fri, 04 Sep 2020 06:45:27 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TB-0002w4-Nu; Fri, 04 Sep 2020 06:45:11 +0000 X-UUID: 439074698e4f4e538e354140ac862df2-20200903 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=7nUsk/pHfAG/iSAFVTR/NFc5f055hzi8UAiE9j6GLQo=; b=nLz+Ou+YeJSCVlWWoLWxP1mnDuZwKSSKJUayi8loiuCQddUNCsMi1K4KrsaB+rndJkPHiKTcDKLgJQ3XcPsTQcgED54YergT/bNNDn+Bofz229nmSu1MVMBD1ztAcQtkiIDwfUVwBunSlbVMDWK8qyGYPlUbXTDLydmRgY2H3lQ=; X-UUID: 439074698e4f4e538e354140ac862df2-20200903 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1748407437; Thu, 03 Sep 2020 22:44:59 -0800 Received: from MTKMBS07N2.mediatek.inc (172.21.101.141) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 3 Sep 2020 23:44:58 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , "Rob Herring" , Sascha Hauer Subject: [PATCH 2/3] soc: mediatek: Add MT8192 scpsys support Date: Fri, 4 Sep 2020 14:44:54 +0800 Message-ID: <1599201895-11013-3-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200904_024509_991642_F4E1AA3B X-CRM114-Status: GOOD ( 14.30 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Weiyi Lu , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Add scpsys driver for MT8192 Signed-off-by: Weiyi Lu --- drivers/soc/mediatek/mtk-scpsys.c | 297 ++++++++++++++++++++++++++++++++++++++ 1 file changed, 297 insertions(+) diff --git a/drivers/soc/mediatek/mtk-scpsys.c b/drivers/soc/mediatek/mtk-scpsys.c index 7158863b..19a0c7e 100644 --- a/drivers/soc/mediatek/mtk-scpsys.c +++ b/drivers/soc/mediatek/mtk-scpsys.c @@ -21,6 +21,7 @@ #include #include #include +#include #define MTK_POLL_DELAY_US 10 #define MTK_POLL_TIMEOUT USEC_PER_SEC @@ -129,6 +130,43 @@ #define MT8183_SMI_COMMON_SMI_CLAMP_VPU_TOP (BIT(5) | BIT(6)) #define MT8183_SMI_COMMON_SMI_CLAMP_VDEC BIT(7) +#define MT8192_TOP_AXI_PROT_EN_DISP (BIT(6) | BIT(23)) +#define MT8192_TOP_AXI_PROT_EN_CONN (BIT(13) | BIT(18)) +#define MT8192_TOP_AXI_PROT_EN_CONN_2ND BIT(14) +#define MT8192_TOP_AXI_PROT_EN_MFG1 GENMASK(22, 21) +#define MT8192_TOP_AXI_PROT_EN_1_CONN BIT(10) +#define MT8192_TOP_AXI_PROT_EN_1_MFG1 BIT(21) +#define MT8192_TOP_AXI_PROT_EN_1_CAM BIT(22) +#define MT8192_TOP_AXI_PROT_EN_2_CAM BIT(0) +#define MT8192_TOP_AXI_PROT_EN_2_ADSP BIT(3) +#define MT8192_TOP_AXI_PROT_EN_2_AUDIO BIT(4) +#define MT8192_TOP_AXI_PROT_EN_2_MFG1 GENMASK(6, 5) +#define MT8192_TOP_AXI_PROT_EN_2_MFG1_2ND BIT(7) +#define MT8192_TOP_AXI_PROT_EN_MM_CAM (BIT(0) | BIT(2)) +#define MT8192_TOP_AXI_PROT_EN_MM_DISP (BIT(0) | BIT(2) | \ + BIT(10) | BIT(12) | \ + BIT(14) | BIT(16) | \ + BIT(24) | BIT(26)) +#define MT8192_TOP_AXI_PROT_EN_MM_CAM_2ND (BIT(1) | BIT(3)) +#define MT8192_TOP_AXI_PROT_EN_MM_DISP_2ND (BIT(1) | BIT(3) | \ + BIT(15) | BIT(17) | \ + BIT(25) | BIT(27)) +#define MT8192_TOP_AXI_PROT_EN_MM_ISP2 BIT(14) +#define MT8192_TOP_AXI_PROT_EN_MM_ISP2_2ND BIT(15) +#define MT8192_TOP_AXI_PROT_EN_MM_IPE BIT(16) +#define MT8192_TOP_AXI_PROT_EN_MM_IPE_2ND BIT(17) +#define MT8192_TOP_AXI_PROT_EN_MM_VDEC BIT(24) +#define MT8192_TOP_AXI_PROT_EN_MM_VDEC_2ND BIT(25) +#define MT8192_TOP_AXI_PROT_EN_MM_VENC BIT(26) +#define MT8192_TOP_AXI_PROT_EN_MM_VENC_2ND BIT(27) +#define MT8192_TOP_AXI_PROT_EN_MM_2_ISP BIT(8) +#define MT8192_TOP_AXI_PROT_EN_MM_2_DISP (BIT(8) | BIT(12)) +#define MT8192_TOP_AXI_PROT_EN_MM_2_ISP_2ND BIT(9) +#define MT8192_TOP_AXI_PROT_EN_MM_2_DISP_2ND (BIT(9) | BIT(13)) +#define MT8192_TOP_AXI_PROT_EN_MM_2_MDP BIT(12) +#define MT8192_TOP_AXI_PROT_EN_MM_2_MDP_2ND BIT(13) +#define MT8192_TOP_AXI_PROT_EN_VDNR_CAM BIT(21) + #define MAX_CLKS 3 #define MAX_SUBSYS_CLKS 10 @@ -1463,6 +1501,253 @@ static void mtk_register_power_domains(struct platform_device *pdev, }, }; +/* + * MT8192 power domain support + */ + +static const struct scp_domain_data scp_domain_data_mt8192[] = { + [MT8192_POWER_DOMAIN_AUDIO] = { + .name = "audio", + .sta_mask = BIT(21), + .ctl_offs = 0x0354, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"audio", "audio1", "audio2"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x714, 0x718, 0x710, 0x724, + MT8192_TOP_AXI_PROT_EN_2_AUDIO), + }, + }, + [MT8192_POWER_DOMAIN_CONN] = { + .name = "conn", + .sta_mask = PWR_STATUS_CONN, + .ctl_offs = 0x0304, + .sram_pdn_bits = 0, + .sram_pdn_ack_bits = 0, + .basic_clk_name = {"conn"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2a0, 0x2a4, 0x220, 0x228, + MT8192_TOP_AXI_PROT_EN_CONN), + BUS_PROT(IFR_TYPE, 0x2a0, 0x2a4, 0x220, 0x228, + MT8192_TOP_AXI_PROT_EN_CONN_2ND), + BUS_PROT(IFR_TYPE, 0x2a8, 0x2ac, 0x250, 0x258, + MT8192_TOP_AXI_PROT_EN_1_CONN), + }, + }, + [MT8192_POWER_DOMAIN_MFG0] = { + .name = "mfg", + .sta_mask = BIT(2), + .ctl_offs = 0x0308, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"mfg"}, + }, + [MT8192_POWER_DOMAIN_MFG1] = { + .name = "mfg1", + .sta_mask = BIT(3), + .ctl_offs = 0x030c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2a8, 0x2ac, 0x250, 0x258, + MT8192_TOP_AXI_PROT_EN_1_MFG1), + BUS_PROT(IFR_TYPE, 0x714, 0x718, 0x710, 0x724, + MT8192_TOP_AXI_PROT_EN_2_MFG1), + BUS_PROT(IFR_TYPE, 0x2a0, 0x2a4, 0x220, 0x228, + MT8192_TOP_AXI_PROT_EN_MFG1), + BUS_PROT(IFR_TYPE, 0x714, 0x718, 0x710, 0x724, + MT8192_TOP_AXI_PROT_EN_2_MFG1_2ND), + }, + }, + [MT8192_POWER_DOMAIN_MFG2] = { + .name = "mfg2", + .sta_mask = BIT(4), + .ctl_offs = 0x0310, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_MFG3] = { + .name = "mfg3", + .sta_mask = BIT(5), + .ctl_offs = 0x0314, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_MFG4] = { + .name = "mfg4", + .sta_mask = BIT(6), + .ctl_offs = 0x0318, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_MFG5] = { + .name = "mfg5", + .sta_mask = BIT(7), + .ctl_offs = 0x031c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_MFG6] = { + .name = "mfg6", + .sta_mask = BIT(8), + .ctl_offs = 0x0320, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_DISP] = { + .name = "disp", + .sta_mask = BIT(20), + .ctl_offs = 0x0350, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"disp", "disp1"}, + .bp_table = { + BUS_PROT_IGN(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_DISP), + BUS_PROT_IGN(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_DISP), + BUS_PROT(IFR_TYPE, 0x2a0, 0x2a4, 0x220, 0x228, + MT8192_TOP_AXI_PROT_EN_DISP), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_DISP_2ND), + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_DISP_2ND), + }, + }, + [MT8192_POWER_DOMAIN_IPE] = { + .name = "ipe", + .sta_mask = BIT(14), + .ctl_offs = 0x0338, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"ipe"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_IPE), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_IPE_2ND), + }, + }, + [MT8192_POWER_DOMAIN_ISP] = { + .name = "isp", + .sta_mask = BIT(12), + .ctl_offs = 0x0330, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"isp"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_ISP), + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_ISP_2ND), + }, + }, + [MT8192_POWER_DOMAIN_ISP2] = { + .name = "isp2", + .sta_mask = BIT(13), + .ctl_offs = 0x0334, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"isp1"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_ISP2), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_ISP2_2ND), + }, + }, + [MT8192_POWER_DOMAIN_MDP] = { + .name = "mdp", + .sta_mask = BIT(19), + .ctl_offs = 0x034c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"mdp"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_MDP), + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_MDP_2ND), + }, + }, + [MT8192_POWER_DOMAIN_VENC] = { + .name = "venc", + .sta_mask = BIT(17), + .ctl_offs = 0x0344, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"venc"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_VENC), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_VENC_2ND), + }, + }, + [MT8192_POWER_DOMAIN_VDEC] = { + .name = "vdec", + .sta_mask = BIT(15), + .ctl_offs = 0x033c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"vdec"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_VDEC), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_VDEC_2ND), + }, + }, + [MT8192_POWER_DOMAIN_VDEC2] = { + .name = "vdec2", + .sta_mask = BIT(16), + .ctl_offs = 0x0340, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_CAM] = { + .name = "cam", + .sta_mask = BIT(23), + .ctl_offs = 0x035c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"cam"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x714, 0x718, 0x710, 0x724, + MT8192_TOP_AXI_PROT_EN_2_CAM), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_CAM), + BUS_PROT(IFR_TYPE, 0x2a8, 0x2ac, 0x250, 0x258, + MT8192_TOP_AXI_PROT_EN_1_CAM), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_CAM_2ND), + BUS_PROT(IFR_TYPE, 0xb84, 0xb88, 0xb80, 0xb90, + MT8192_TOP_AXI_PROT_EN_VDNR_CAM), + }, + }, + [MT8192_POWER_DOMAIN_CAM_RAWA] = { + .name = "cam_rawa", + .sta_mask = BIT(24), + .ctl_offs = 0x0360, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_CAM_RAWB] = { + .name = "cam_rawb", + .sta_mask = BIT(25), + .ctl_offs = 0x0364, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_CAM_RAWC] = { + .name = "cam_rawc", + .sta_mask = BIT(26), + .ctl_offs = 0x0368, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, +}; + static const struct scp_soc_data mt2701_data = { .domains = scp_domain_data_mt2701, .num_domains = ARRAY_SIZE(scp_domain_data_mt2701), @@ -1532,6 +1817,15 @@ static void mtk_register_power_domains(struct platform_device *pdev, } }; +static const struct scp_soc_data mt8192_data = { + .domains = scp_domain_data_mt8192, + .num_domains = ARRAY_SIZE(scp_domain_data_mt8192), + .regs = { + .pwr_sta_offs = 0x016c, + .pwr_sta2nd_offs = 0x0170, + }, +}; + /* * scpsys driver init */ @@ -1559,6 +1853,9 @@ static void mtk_register_power_domains(struct platform_device *pdev, .compatible = "mediatek,mt8183-scpsys", .data = &mt8183_data, }, { + .compatible = "mediatek,mt8192-scpsys", + .data = &mt8192_data, + }, { /* sentinel */ } }; -- 1.8.1.1.dirty _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7C930C28E83 for ; Fri, 4 Sep 2020 06:46:36 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 37D33206B8 for ; Fri, 4 Sep 2020 06:46:36 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="ZlPFRHm+"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="nLz+Ou+Y" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 37D33206B8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=pSoVVmQdXfMtLr+Qqj1bqHqlAT8si7wXjXA7qkd0o7s=; b=ZlPFRHm+lpsRQvAB45kUjX5fS GBArCL1XCApURy4kCOTGrQVDGIVPpNAJagzvdBI1hHriuQluoyNm36VSAG4rVsQZHd5u5qPBfymHz Hg5TnXtIv0+Z6FG8FBdZ19q3Olrh+y2MWkhMAchXtwheXb0RXjgvCY2QLjvmMsTGKsMG16PYvp6zZ lTY4dVSHP+5VfNsmSSog1vSzlpa9/yhxqVwHafwFyhDKAoHUFegQEsPrQmAfNgvYv/cc6q2tW9eEs CRzd5Vi3KZQqQjhEUucD8u2JbIQRC/1/ewdYknnz0LXuSKNvoRR2Lp2prAOLUhn+xualuIWZZy90v eEdmrACNg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TQ-00032H-Q9; Fri, 04 Sep 2020 06:45:24 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TB-0002w4-Nu; Fri, 04 Sep 2020 06:45:11 +0000 X-UUID: 439074698e4f4e538e354140ac862df2-20200903 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=7nUsk/pHfAG/iSAFVTR/NFc5f055hzi8UAiE9j6GLQo=; b=nLz+Ou+YeJSCVlWWoLWxP1mnDuZwKSSKJUayi8loiuCQddUNCsMi1K4KrsaB+rndJkPHiKTcDKLgJQ3XcPsTQcgED54YergT/bNNDn+Bofz229nmSu1MVMBD1ztAcQtkiIDwfUVwBunSlbVMDWK8qyGYPlUbXTDLydmRgY2H3lQ=; X-UUID: 439074698e4f4e538e354140ac862df2-20200903 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1748407437; Thu, 03 Sep 2020 22:44:59 -0800 Received: from MTKMBS07N2.mediatek.inc (172.21.101.141) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 3 Sep 2020 23:44:58 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , "Rob Herring" , Sascha Hauer Subject: [PATCH 2/3] soc: mediatek: Add MT8192 scpsys support Date: Fri, 4 Sep 2020 14:44:54 +0800 Message-ID: <1599201895-11013-3-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200904_024509_991642_F4E1AA3B X-CRM114-Status: GOOD ( 14.30 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Weiyi Lu , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add scpsys driver for MT8192 Signed-off-by: Weiyi Lu --- drivers/soc/mediatek/mtk-scpsys.c | 297 ++++++++++++++++++++++++++++++++++++++ 1 file changed, 297 insertions(+) diff --git a/drivers/soc/mediatek/mtk-scpsys.c b/drivers/soc/mediatek/mtk-scpsys.c index 7158863b..19a0c7e 100644 --- a/drivers/soc/mediatek/mtk-scpsys.c +++ b/drivers/soc/mediatek/mtk-scpsys.c @@ -21,6 +21,7 @@ #include #include #include +#include #define MTK_POLL_DELAY_US 10 #define MTK_POLL_TIMEOUT USEC_PER_SEC @@ -129,6 +130,43 @@ #define MT8183_SMI_COMMON_SMI_CLAMP_VPU_TOP (BIT(5) | BIT(6)) #define MT8183_SMI_COMMON_SMI_CLAMP_VDEC BIT(7) +#define MT8192_TOP_AXI_PROT_EN_DISP (BIT(6) | BIT(23)) +#define MT8192_TOP_AXI_PROT_EN_CONN (BIT(13) | BIT(18)) +#define MT8192_TOP_AXI_PROT_EN_CONN_2ND BIT(14) +#define MT8192_TOP_AXI_PROT_EN_MFG1 GENMASK(22, 21) +#define MT8192_TOP_AXI_PROT_EN_1_CONN BIT(10) +#define MT8192_TOP_AXI_PROT_EN_1_MFG1 BIT(21) +#define MT8192_TOP_AXI_PROT_EN_1_CAM BIT(22) +#define MT8192_TOP_AXI_PROT_EN_2_CAM BIT(0) +#define MT8192_TOP_AXI_PROT_EN_2_ADSP BIT(3) +#define MT8192_TOP_AXI_PROT_EN_2_AUDIO BIT(4) +#define MT8192_TOP_AXI_PROT_EN_2_MFG1 GENMASK(6, 5) +#define MT8192_TOP_AXI_PROT_EN_2_MFG1_2ND BIT(7) +#define MT8192_TOP_AXI_PROT_EN_MM_CAM (BIT(0) | BIT(2)) +#define MT8192_TOP_AXI_PROT_EN_MM_DISP (BIT(0) | BIT(2) | \ + BIT(10) | BIT(12) | \ + BIT(14) | BIT(16) | \ + BIT(24) | BIT(26)) +#define MT8192_TOP_AXI_PROT_EN_MM_CAM_2ND (BIT(1) | BIT(3)) +#define MT8192_TOP_AXI_PROT_EN_MM_DISP_2ND (BIT(1) | BIT(3) | \ + BIT(15) | BIT(17) | \ + BIT(25) | BIT(27)) +#define MT8192_TOP_AXI_PROT_EN_MM_ISP2 BIT(14) +#define MT8192_TOP_AXI_PROT_EN_MM_ISP2_2ND BIT(15) +#define MT8192_TOP_AXI_PROT_EN_MM_IPE BIT(16) +#define MT8192_TOP_AXI_PROT_EN_MM_IPE_2ND BIT(17) +#define MT8192_TOP_AXI_PROT_EN_MM_VDEC BIT(24) +#define MT8192_TOP_AXI_PROT_EN_MM_VDEC_2ND BIT(25) +#define MT8192_TOP_AXI_PROT_EN_MM_VENC BIT(26) +#define MT8192_TOP_AXI_PROT_EN_MM_VENC_2ND BIT(27) +#define MT8192_TOP_AXI_PROT_EN_MM_2_ISP BIT(8) +#define MT8192_TOP_AXI_PROT_EN_MM_2_DISP (BIT(8) | BIT(12)) +#define MT8192_TOP_AXI_PROT_EN_MM_2_ISP_2ND BIT(9) +#define MT8192_TOP_AXI_PROT_EN_MM_2_DISP_2ND (BIT(9) | BIT(13)) +#define MT8192_TOP_AXI_PROT_EN_MM_2_MDP BIT(12) +#define MT8192_TOP_AXI_PROT_EN_MM_2_MDP_2ND BIT(13) +#define MT8192_TOP_AXI_PROT_EN_VDNR_CAM BIT(21) + #define MAX_CLKS 3 #define MAX_SUBSYS_CLKS 10 @@ -1463,6 +1501,253 @@ static void mtk_register_power_domains(struct platform_device *pdev, }, }; +/* + * MT8192 power domain support + */ + +static const struct scp_domain_data scp_domain_data_mt8192[] = { + [MT8192_POWER_DOMAIN_AUDIO] = { + .name = "audio", + .sta_mask = BIT(21), + .ctl_offs = 0x0354, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"audio", "audio1", "audio2"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x714, 0x718, 0x710, 0x724, + MT8192_TOP_AXI_PROT_EN_2_AUDIO), + }, + }, + [MT8192_POWER_DOMAIN_CONN] = { + .name = "conn", + .sta_mask = PWR_STATUS_CONN, + .ctl_offs = 0x0304, + .sram_pdn_bits = 0, + .sram_pdn_ack_bits = 0, + .basic_clk_name = {"conn"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2a0, 0x2a4, 0x220, 0x228, + MT8192_TOP_AXI_PROT_EN_CONN), + BUS_PROT(IFR_TYPE, 0x2a0, 0x2a4, 0x220, 0x228, + MT8192_TOP_AXI_PROT_EN_CONN_2ND), + BUS_PROT(IFR_TYPE, 0x2a8, 0x2ac, 0x250, 0x258, + MT8192_TOP_AXI_PROT_EN_1_CONN), + }, + }, + [MT8192_POWER_DOMAIN_MFG0] = { + .name = "mfg", + .sta_mask = BIT(2), + .ctl_offs = 0x0308, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"mfg"}, + }, + [MT8192_POWER_DOMAIN_MFG1] = { + .name = "mfg1", + .sta_mask = BIT(3), + .ctl_offs = 0x030c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2a8, 0x2ac, 0x250, 0x258, + MT8192_TOP_AXI_PROT_EN_1_MFG1), + BUS_PROT(IFR_TYPE, 0x714, 0x718, 0x710, 0x724, + MT8192_TOP_AXI_PROT_EN_2_MFG1), + BUS_PROT(IFR_TYPE, 0x2a0, 0x2a4, 0x220, 0x228, + MT8192_TOP_AXI_PROT_EN_MFG1), + BUS_PROT(IFR_TYPE, 0x714, 0x718, 0x710, 0x724, + MT8192_TOP_AXI_PROT_EN_2_MFG1_2ND), + }, + }, + [MT8192_POWER_DOMAIN_MFG2] = { + .name = "mfg2", + .sta_mask = BIT(4), + .ctl_offs = 0x0310, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_MFG3] = { + .name = "mfg3", + .sta_mask = BIT(5), + .ctl_offs = 0x0314, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_MFG4] = { + .name = "mfg4", + .sta_mask = BIT(6), + .ctl_offs = 0x0318, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_MFG5] = { + .name = "mfg5", + .sta_mask = BIT(7), + .ctl_offs = 0x031c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_MFG6] = { + .name = "mfg6", + .sta_mask = BIT(8), + .ctl_offs = 0x0320, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_DISP] = { + .name = "disp", + .sta_mask = BIT(20), + .ctl_offs = 0x0350, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"disp", "disp1"}, + .bp_table = { + BUS_PROT_IGN(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_DISP), + BUS_PROT_IGN(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_DISP), + BUS_PROT(IFR_TYPE, 0x2a0, 0x2a4, 0x220, 0x228, + MT8192_TOP_AXI_PROT_EN_DISP), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_DISP_2ND), + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_DISP_2ND), + }, + }, + [MT8192_POWER_DOMAIN_IPE] = { + .name = "ipe", + .sta_mask = BIT(14), + .ctl_offs = 0x0338, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"ipe"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_IPE), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_IPE_2ND), + }, + }, + [MT8192_POWER_DOMAIN_ISP] = { + .name = "isp", + .sta_mask = BIT(12), + .ctl_offs = 0x0330, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"isp"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_ISP), + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_ISP_2ND), + }, + }, + [MT8192_POWER_DOMAIN_ISP2] = { + .name = "isp2", + .sta_mask = BIT(13), + .ctl_offs = 0x0334, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"isp1"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_ISP2), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_ISP2_2ND), + }, + }, + [MT8192_POWER_DOMAIN_MDP] = { + .name = "mdp", + .sta_mask = BIT(19), + .ctl_offs = 0x034c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"mdp"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_MDP), + BUS_PROT(IFR_TYPE, 0xdcc, 0xdd0, 0xdc8, 0xdd8, + MT8192_TOP_AXI_PROT_EN_MM_2_MDP_2ND), + }, + }, + [MT8192_POWER_DOMAIN_VENC] = { + .name = "venc", + .sta_mask = BIT(17), + .ctl_offs = 0x0344, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"venc"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_VENC), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_VENC_2ND), + }, + }, + [MT8192_POWER_DOMAIN_VDEC] = { + .name = "vdec", + .sta_mask = BIT(15), + .ctl_offs = 0x033c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"vdec"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_VDEC), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_VDEC_2ND), + }, + }, + [MT8192_POWER_DOMAIN_VDEC2] = { + .name = "vdec2", + .sta_mask = BIT(16), + .ctl_offs = 0x0340, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_CAM] = { + .name = "cam", + .sta_mask = BIT(23), + .ctl_offs = 0x035c, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_name = {"cam"}, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x714, 0x718, 0x710, 0x724, + MT8192_TOP_AXI_PROT_EN_2_CAM), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_CAM), + BUS_PROT(IFR_TYPE, 0x2a8, 0x2ac, 0x250, 0x258, + MT8192_TOP_AXI_PROT_EN_1_CAM), + BUS_PROT(IFR_TYPE, 0x2d4, 0x2d8, 0x2d0, 0x2ec, + MT8192_TOP_AXI_PROT_EN_MM_CAM_2ND), + BUS_PROT(IFR_TYPE, 0xb84, 0xb88, 0xb80, 0xb90, + MT8192_TOP_AXI_PROT_EN_VDNR_CAM), + }, + }, + [MT8192_POWER_DOMAIN_CAM_RAWA] = { + .name = "cam_rawa", + .sta_mask = BIT(24), + .ctl_offs = 0x0360, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_CAM_RAWB] = { + .name = "cam_rawb", + .sta_mask = BIT(25), + .ctl_offs = 0x0364, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT8192_POWER_DOMAIN_CAM_RAWC] = { + .name = "cam_rawc", + .sta_mask = BIT(26), + .ctl_offs = 0x0368, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, +}; + static const struct scp_soc_data mt2701_data = { .domains = scp_domain_data_mt2701, .num_domains = ARRAY_SIZE(scp_domain_data_mt2701), @@ -1532,6 +1817,15 @@ static void mtk_register_power_domains(struct platform_device *pdev, } }; +static const struct scp_soc_data mt8192_data = { + .domains = scp_domain_data_mt8192, + .num_domains = ARRAY_SIZE(scp_domain_data_mt8192), + .regs = { + .pwr_sta_offs = 0x016c, + .pwr_sta2nd_offs = 0x0170, + }, +}; + /* * scpsys driver init */ @@ -1559,6 +1853,9 @@ static void mtk_register_power_domains(struct platform_device *pdev, .compatible = "mediatek,mt8183-scpsys", .data = &mt8183_data, }, { + .compatible = "mediatek,mt8192-scpsys", + .data = &mt8192_data, + }, { /* sentinel */ } }; -- 1.8.1.1.dirty _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.4 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 87CC2C43461 for ; Fri, 4 Sep 2020 06:45:13 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 4C46B206B8 for ; Fri, 4 Sep 2020 06:45:13 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="f15GdPzA" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726114AbgIDGpJ (ORCPT ); Fri, 4 Sep 2020 02:45:09 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:38647 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726089AbgIDGpI (ORCPT ); Fri, 4 Sep 2020 02:45:08 -0400 X-UUID: c35d06e85293445ca3d0d47f728b1db4-20200904 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=7nUsk/pHfAG/iSAFVTR/NFc5f055hzi8UAiE9j6GLQo=; b=f15GdPzAuDAVBQKzwoY+ZdgbbiKgir+AXO06Vb/EVy+kZbo6B/w/kJS1ftaI4DAgPgmE0tUZTIRET1qB1UcPpYus34rytejl6VC18m6VwUTuiYTrbApvA528mKokZVcPhOXrXME10KQI0RCya03AM9JXekIThUOu3AfRxR8Fmqg=; X-UUID: c35d06e85293445ca3d0d47f728b1db4-20200904 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 15858694; Fri, 04 Sep 2020 14:44:57 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , Rob Herring , Sascha Hauer CC: , , , , , Weiyi Lu Subject: [PATCH 2/3] soc: mediatek: Add MT8192 scpsys support Date: Fri, 4 Sep 2020 14:44:54 +0800 Message-ID: <1599201895-11013-3-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org QWRkIHNjcHN5cyBkcml2ZXIgZm9yIE1UODE5Mg0KDQpTaWduZWQtb2ZmLWJ5OiBXZWl5aSBMdSA8 d2VpeWkubHVAbWVkaWF0ZWsuY29tPg0KLS0tDQogZHJpdmVycy9zb2MvbWVkaWF0ZWsvbXRrLXNj cHN5cy5jIHwgMjk3ICsrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrDQogMSBm aWxlIGNoYW5nZWQsIDI5NyBpbnNlcnRpb25zKCspDQoNCmRpZmYgLS1naXQgYS9kcml2ZXJzL3Nv Yy9tZWRpYXRlay9tdGstc2Nwc3lzLmMgYi9kcml2ZXJzL3NvYy9tZWRpYXRlay9tdGstc2Nwc3lz LmMNCmluZGV4IDcxNTg4NjNiLi4xOWEwYzdlIDEwMDY0NA0KLS0tIGEvZHJpdmVycy9zb2MvbWVk aWF0ZWsvbXRrLXNjcHN5cy5jDQorKysgYi9kcml2ZXJzL3NvYy9tZWRpYXRlay9tdGstc2Nwc3lz LmMNCkBAIC0yMSw2ICsyMSw3IEBADQogI2luY2x1ZGUgPGR0LWJpbmRpbmdzL3Bvd2VyL210NzYy M2EtcG93ZXIuaD4NCiAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvcG93ZXIvbXQ4MTczLXBvd2VyLmg+ DQogI2luY2x1ZGUgPGR0LWJpbmRpbmdzL3Bvd2VyL210ODE4My1wb3dlci5oPg0KKyNpbmNsdWRl IDxkdC1iaW5kaW5ncy9wb3dlci9tdDgxOTItcG93ZXIuaD4NCiANCiAjZGVmaW5lIE1US19QT0xM X0RFTEFZX1VTICAgMTANCiAjZGVmaW5lIE1US19QT0xMX1RJTUVPVVQgICAgVVNFQ19QRVJfU0VD DQpAQCAtMTI5LDYgKzEzMCw0MyBAQA0KICNkZWZpbmUgTVQ4MTgzX1NNSV9DT01NT05fU01JX0NM QU1QX1ZQVV9UT1AJCShCSVQoNSkgfCBCSVQoNikpDQogI2RlZmluZSBNVDgxODNfU01JX0NPTU1P Tl9TTUlfQ0xBTVBfVkRFQwkJQklUKDcpDQogDQorI2RlZmluZSBNVDgxOTJfVE9QX0FYSV9QUk9U X0VOX0RJU1AJCQkoQklUKDYpIHwgQklUKDIzKSkNCisjZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BS T1RfRU5fQ09OTgkJCShCSVQoMTMpIHwgQklUKDE4KSkNCisjZGVmaW5lIE1UODE5Ml9UT1BfQVhJ X1BST1RfRU5fQ09OTl8yTkQJCUJJVCgxNCkNCisjZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BST1Rf RU5fTUZHMQkJCUdFTk1BU0soMjIsIDIxKQ0KKyNkZWZpbmUgTVQ4MTkyX1RPUF9BWElfUFJPVF9F Tl8xX0NPTk4JCQlCSVQoMTApDQorI2RlZmluZSBNVDgxOTJfVE9QX0FYSV9QUk9UX0VOXzFfTUZH MQkJCUJJVCgyMSkNCisjZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BST1RfRU5fMV9DQU0JCQlCSVQo MjIpDQorI2RlZmluZSBNVDgxOTJfVE9QX0FYSV9QUk9UX0VOXzJfQ0FNCQkJQklUKDApDQorI2Rl ZmluZSBNVDgxOTJfVE9QX0FYSV9QUk9UX0VOXzJfQURTUAkJCUJJVCgzKQ0KKyNkZWZpbmUgTVQ4 MTkyX1RPUF9BWElfUFJPVF9FTl8yX0FVRElPCQkJQklUKDQpDQorI2RlZmluZSBNVDgxOTJfVE9Q X0FYSV9QUk9UX0VOXzJfTUZHMQkJCUdFTk1BU0soNiwgNSkNCisjZGVmaW5lIE1UODE5Ml9UT1Bf QVhJX1BST1RfRU5fMl9NRkcxXzJORAkJQklUKDcpDQorI2RlZmluZSBNVDgxOTJfVE9QX0FYSV9Q Uk9UX0VOX01NX0NBTQkJCShCSVQoMCkgfCBCSVQoMikpDQorI2RlZmluZSBNVDgxOTJfVE9QX0FY SV9QUk9UX0VOX01NX0RJU1AJCQkoQklUKDApIHwgQklUKDIpIHwgXA0KKwkJCQkJCQlCSVQoMTAp IHwgQklUKDEyKSB8IFwNCisJCQkJCQkJQklUKDE0KSB8IEJJVCgxNikgfCBcDQorCQkJCQkJCUJJ VCgyNCkgfCBCSVQoMjYpKQ0KKyNkZWZpbmUgTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9NTV9DQU1f Mk5ECQkoQklUKDEpIHwgQklUKDMpKQ0KKyNkZWZpbmUgTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9N TV9ESVNQXzJORAkJKEJJVCgxKSB8IEJJVCgzKSB8IFwNCisJCQkJCQkJQklUKDE1KSB8IEJJVCgx NykgfCBcDQorCQkJCQkJCUJJVCgyNSkgfCBCSVQoMjcpKQ0KKyNkZWZpbmUgTVQ4MTkyX1RPUF9B WElfUFJPVF9FTl9NTV9JU1AyCQkJQklUKDE0KQ0KKyNkZWZpbmUgTVQ4MTkyX1RPUF9BWElfUFJP VF9FTl9NTV9JU1AyXzJORAkJQklUKDE1KQ0KKyNkZWZpbmUgTVQ4MTkyX1RPUF9BWElfUFJPVF9F Tl9NTV9JUEUJCQlCSVQoMTYpDQorI2RlZmluZSBNVDgxOTJfVE9QX0FYSV9QUk9UX0VOX01NX0lQ RV8yTkQJCUJJVCgxNykNCisjZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fVkRFQwkJ CUJJVCgyNCkNCisjZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fVkRFQ18yTkQJCUJJ VCgyNSkNCisjZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fVkVOQwkJCUJJVCgyNikN CisjZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fVkVOQ18yTkQJCUJJVCgyNykNCisj ZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fMl9JU1AJCUJJVCg4KQ0KKyNkZWZpbmUg TVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9NTV8yX0RJU1AJCShCSVQoOCkgfCBCSVQoMTIpKQ0KKyNk ZWZpbmUgTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9NTV8yX0lTUF8yTkQJCUJJVCg5KQ0KKyNkZWZp bmUgTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9NTV8yX0RJU1BfMk5ECQkoQklUKDkpIHwgQklUKDEz KSkNCisjZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fMl9NRFAJCUJJVCgxMikNCisj ZGVmaW5lIE1UODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fMl9NRFBfMk5ECQlCSVQoMTMpDQorI2Rl ZmluZSBNVDgxOTJfVE9QX0FYSV9QUk9UX0VOX1ZETlJfQ0FNCQlCSVQoMjEpDQorDQogI2RlZmlu ZSBNQVhfQ0xLUwkzDQogI2RlZmluZSBNQVhfU1VCU1lTX0NMS1MgMTANCiANCkBAIC0xNDYzLDYg KzE1MDEsMjUzIEBAIHN0YXRpYyB2b2lkIG10a19yZWdpc3Rlcl9wb3dlcl9kb21haW5zKHN0cnVj dCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYsDQogCX0sDQogfTsNCiANCisvKg0KKyAqIE1UODE5MiBw b3dlciBkb21haW4gc3VwcG9ydA0KKyAqLw0KKw0KK3N0YXRpYyBjb25zdCBzdHJ1Y3Qgc2NwX2Rv bWFpbl9kYXRhIHNjcF9kb21haW5fZGF0YV9tdDgxOTJbXSA9IHsNCisJW01UODE5Ml9QT1dFUl9E T01BSU5fQVVESU9dID0gew0KKwkJLm5hbWUgPSAiYXVkaW8iLA0KKwkJLnN0YV9tYXNrID0gQklU KDIxKSwNCisJCS5jdGxfb2ZmcyA9IDB4MDM1NCwNCisJCS5zcmFtX3Bkbl9iaXRzID0gR0VOTUFT Syg4LCA4KSwNCisJCS5zcmFtX3Bkbl9hY2tfYml0cyA9IEdFTk1BU0soMTIsIDEyKSwNCisJCS5i YXNpY19jbGtfbmFtZSA9IHsiYXVkaW8iLCAiYXVkaW8xIiwgImF1ZGlvMiJ9LA0KKwkJLmJwX3Rh YmxlID0gew0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDcxNCwgMHg3MTgsIDB4NzEwLCAweDcy NCwNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl8yX0FVRElPKSwNCisJCX0sDQorCX0sDQor CVtNVDgxOTJfUE9XRVJfRE9NQUlOX0NPTk5dID0gew0KKwkJLm5hbWUgPSAiY29ubiIsDQorCQku c3RhX21hc2sgPSBQV1JfU1RBVFVTX0NPTk4sDQorCQkuY3RsX29mZnMgPSAweDAzMDQsDQorCQku c3JhbV9wZG5fYml0cyA9IDAsDQorCQkuc3JhbV9wZG5fYWNrX2JpdHMgPSAwLA0KKwkJLmJhc2lj X2Nsa19uYW1lID0geyJjb25uIn0sDQorCQkuYnBfdGFibGUgPSB7DQorCQkJQlVTX1BST1QoSUZS X1RZUEUsIDB4MmEwLCAweDJhNCwgMHgyMjAsIDB4MjI4LA0KKwkJCQlNVDgxOTJfVE9QX0FYSV9Q Uk9UX0VOX0NPTk4pLA0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDJhMCwgMHgyYTQsIDB4MjIw LCAweDIyOCwNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9DT05OXzJORCksDQorCQkJQlVT X1BST1QoSUZSX1RZUEUsIDB4MmE4LCAweDJhYywgMHgyNTAsIDB4MjU4LA0KKwkJCQlNVDgxOTJf VE9QX0FYSV9QUk9UX0VOXzFfQ09OTiksDQorCQl9LA0KKwl9LA0KKwlbTVQ4MTkyX1BPV0VSX0RP TUFJTl9NRkcwXSA9IHsNCisJCS5uYW1lID0gIm1mZyIsDQorCQkuc3RhX21hc2sgPSBCSVQoMiks DQorCQkuY3RsX29mZnMgPSAweDAzMDgsDQorCQkuc3JhbV9wZG5fYml0cyA9IEdFTk1BU0soOCwg OCksDQorCQkuc3JhbV9wZG5fYWNrX2JpdHMgPSBHRU5NQVNLKDEyLCAxMiksDQorCQkuYmFzaWNf Y2xrX25hbWUgPSB7Im1mZyJ9LA0KKwl9LA0KKwlbTVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkcxXSA9 IHsNCisJCS5uYW1lID0gIm1mZzEiLA0KKwkJLnN0YV9tYXNrID0gQklUKDMpLA0KKwkJLmN0bF9v ZmZzID0gMHgwMzBjLA0KKwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0KKwkJLnNy YW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygxMiwgMTIpLA0KKwkJLmJwX3RhYmxlID0gew0KKwkJ CUJVU19QUk9UKElGUl9UWVBFLCAweDJhOCwgMHgyYWMsIDB4MjUwLCAweDI1OCwNCisJCQkJTVQ4 MTkyX1RPUF9BWElfUFJPVF9FTl8xX01GRzEpLA0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDcx NCwgMHg3MTgsIDB4NzEwLCAweDcyNCwNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl8yX01G RzEpLA0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDJhMCwgMHgyYTQsIDB4MjIwLCAweDIyOCwN CisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9NRkcxKSwNCisJCQlCVVNfUFJPVChJRlJfVFlQ RSwgMHg3MTQsIDB4NzE4LCAweDcxMCwgMHg3MjQsDQorCQkJCU1UODE5Ml9UT1BfQVhJX1BST1Rf RU5fMl9NRkcxXzJORCksDQorCQl9LA0KKwl9LA0KKwlbTVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkcy XSA9IHsNCisJCS5uYW1lID0gIm1mZzIiLA0KKwkJLnN0YV9tYXNrID0gQklUKDQpLA0KKwkJLmN0 bF9vZmZzID0gMHgwMzEwLA0KKwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0KKwkJ LnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygxMiwgMTIpLA0KKwl9LA0KKwlbTVQ4MTkyX1BP V0VSX0RPTUFJTl9NRkczXSA9IHsNCisJCS5uYW1lID0gIm1mZzMiLA0KKwkJLnN0YV9tYXNrID0g QklUKDUpLA0KKwkJLmN0bF9vZmZzID0gMHgwMzE0LA0KKwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5N QVNLKDgsIDgpLA0KKwkJLnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygxMiwgMTIpLA0KKwl9 LA0KKwlbTVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkc0XSA9IHsNCisJCS5uYW1lID0gIm1mZzQiLA0K KwkJLnN0YV9tYXNrID0gQklUKDYpLA0KKwkJLmN0bF9vZmZzID0gMHgwMzE4LA0KKwkJLnNyYW1f cGRuX2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0KKwkJLnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFT SygxMiwgMTIpLA0KKwl9LA0KKwlbTVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkc1XSA9IHsNCisJCS5u YW1lID0gIm1mZzUiLA0KKwkJLnN0YV9tYXNrID0gQklUKDcpLA0KKwkJLmN0bF9vZmZzID0gMHgw MzFjLA0KKwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0KKwkJLnNyYW1fcGRuX2Fj a19iaXRzID0gR0VOTUFTSygxMiwgMTIpLA0KKwl9LA0KKwlbTVQ4MTkyX1BPV0VSX0RPTUFJTl9N Rkc2XSA9IHsNCisJCS5uYW1lID0gIm1mZzYiLA0KKwkJLnN0YV9tYXNrID0gQklUKDgpLA0KKwkJ LmN0bF9vZmZzID0gMHgwMzIwLA0KKwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0K KwkJLnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygxMiwgMTIpLA0KKwl9LA0KKwlbTVQ4MTky X1BPV0VSX0RPTUFJTl9ESVNQXSA9IHsNCisJCS5uYW1lID0gImRpc3AiLA0KKwkJLnN0YV9tYXNr ID0gQklUKDIwKSwNCisJCS5jdGxfb2ZmcyA9IDB4MDM1MCwNCisJCS5zcmFtX3Bkbl9iaXRzID0g R0VOTUFTSyg4LCA4KSwNCisJCS5zcmFtX3Bkbl9hY2tfYml0cyA9IEdFTk1BU0soMTIsIDEyKSwN CisJCS5iYXNpY19jbGtfbmFtZSA9IHsiZGlzcCIsICJkaXNwMSJ9LA0KKwkJLmJwX3RhYmxlID0g ew0KKwkJCUJVU19QUk9UX0lHTihJRlJfVFlQRSwgMHgyZDQsIDB4MmQ4LCAweDJkMCwgMHgyZWMs DQorCQkJCU1UODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fRElTUCksDQorCQkJQlVTX1BST1RfSUdO KElGUl9UWVBFLCAweGRjYywgMHhkZDAsIDB4ZGM4LCAweGRkOCwNCisJCQkJTVQ4MTkyX1RPUF9B WElfUFJPVF9FTl9NTV8yX0RJU1ApLA0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDJhMCwgMHgy YTQsIDB4MjIwLCAweDIyOCwNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9ESVNQKSwNCisJ CQlCVVNfUFJPVChJRlJfVFlQRSwgMHgyZDQsIDB4MmQ4LCAweDJkMCwgMHgyZWMsDQorCQkJCU1U ODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fRElTUF8yTkQpLA0KKwkJCUJVU19QUk9UKElGUl9UWVBF LCAweGRjYywgMHhkZDAsIDB4ZGM4LCAweGRkOCwNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9F Tl9NTV8yX0RJU1BfMk5EKSwNCisJCX0sDQorCX0sDQorCVtNVDgxOTJfUE9XRVJfRE9NQUlOX0lQ RV0gPSB7DQorCQkubmFtZSA9ICJpcGUiLA0KKwkJLnN0YV9tYXNrID0gQklUKDE0KSwNCisJCS5j dGxfb2ZmcyA9IDB4MDMzOCwNCisJCS5zcmFtX3Bkbl9iaXRzID0gR0VOTUFTSyg4LCA4KSwNCisJ CS5zcmFtX3Bkbl9hY2tfYml0cyA9IEdFTk1BU0soMTIsIDEyKSwNCisJCS5iYXNpY19jbGtfbmFt ZSA9IHsiaXBlIn0sDQorCQkuYnBfdGFibGUgPSB7DQorCQkJQlVTX1BST1QoSUZSX1RZUEUsIDB4 MmQ0LCAweDJkOCwgMHgyZDAsIDB4MmVjLA0KKwkJCQlNVDgxOTJfVE9QX0FYSV9QUk9UX0VOX01N X0lQRSksDQorCQkJQlVTX1BST1QoSUZSX1RZUEUsIDB4MmQ0LCAweDJkOCwgMHgyZDAsIDB4MmVj LA0KKwkJCQlNVDgxOTJfVE9QX0FYSV9QUk9UX0VOX01NX0lQRV8yTkQpLA0KKwkJfSwNCisJfSwN CisJW01UODE5Ml9QT1dFUl9ET01BSU5fSVNQXSA9IHsNCisJCS5uYW1lID0gImlzcCIsDQorCQku c3RhX21hc2sgPSBCSVQoMTIpLA0KKwkJLmN0bF9vZmZzID0gMHgwMzMwLA0KKwkJLnNyYW1fcGRu X2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0KKwkJLnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygx MiwgMTIpLA0KKwkJLmJhc2ljX2Nsa19uYW1lID0geyJpc3AifSwNCisJCS5icF90YWJsZSA9IHsN CisJCQlCVVNfUFJPVChJRlJfVFlQRSwgMHhkY2MsIDB4ZGQwLCAweGRjOCwgMHhkZDgsDQorCQkJ CU1UODE5Ml9UT1BfQVhJX1BST1RfRU5fTU1fMl9JU1ApLA0KKwkJCUJVU19QUk9UKElGUl9UWVBF LCAweGRjYywgMHhkZDAsIDB4ZGM4LCAweGRkOCwNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9F Tl9NTV8yX0lTUF8yTkQpLA0KKwkJfSwNCisJfSwNCisJW01UODE5Ml9QT1dFUl9ET01BSU5fSVNQ Ml0gPSB7DQorCQkubmFtZSA9ICJpc3AyIiwNCisJCS5zdGFfbWFzayA9IEJJVCgxMyksDQorCQku Y3RsX29mZnMgPSAweDAzMzQsDQorCQkuc3JhbV9wZG5fYml0cyA9IEdFTk1BU0soOCwgOCksDQor CQkuc3JhbV9wZG5fYWNrX2JpdHMgPSBHRU5NQVNLKDEyLCAxMiksDQorCQkuYmFzaWNfY2xrX25h bWUgPSB7ImlzcDEifSwNCisJCS5icF90YWJsZSA9IHsNCisJCQlCVVNfUFJPVChJRlJfVFlQRSwg MHgyZDQsIDB4MmQ4LCAweDJkMCwgMHgyZWMsDQorCQkJCU1UODE5Ml9UT1BfQVhJX1BST1RfRU5f TU1fSVNQMiksDQorCQkJQlVTX1BST1QoSUZSX1RZUEUsIDB4MmQ0LCAweDJkOCwgMHgyZDAsIDB4 MmVjLA0KKwkJCQlNVDgxOTJfVE9QX0FYSV9QUk9UX0VOX01NX0lTUDJfMk5EKSwNCisJCX0sDQor CX0sDQorCVtNVDgxOTJfUE9XRVJfRE9NQUlOX01EUF0gPSB7DQorCQkubmFtZSA9ICJtZHAiLA0K KwkJLnN0YV9tYXNrID0gQklUKDE5KSwNCisJCS5jdGxfb2ZmcyA9IDB4MDM0YywNCisJCS5zcmFt X3Bkbl9iaXRzID0gR0VOTUFTSyg4LCA4KSwNCisJCS5zcmFtX3Bkbl9hY2tfYml0cyA9IEdFTk1B U0soMTIsIDEyKSwNCisJCS5iYXNpY19jbGtfbmFtZSA9IHsibWRwIn0sDQorCQkuYnBfdGFibGUg PSB7DQorCQkJQlVTX1BST1QoSUZSX1RZUEUsIDB4ZGNjLCAweGRkMCwgMHhkYzgsIDB4ZGQ4LA0K KwkJCQlNVDgxOTJfVE9QX0FYSV9QUk9UX0VOX01NXzJfTURQKSwNCisJCQlCVVNfUFJPVChJRlJf VFlQRSwgMHhkY2MsIDB4ZGQwLCAweGRjOCwgMHhkZDgsDQorCQkJCU1UODE5Ml9UT1BfQVhJX1BS T1RfRU5fTU1fMl9NRFBfMk5EKSwNCisJCX0sDQorCX0sDQorCVtNVDgxOTJfUE9XRVJfRE9NQUlO X1ZFTkNdID0gew0KKwkJLm5hbWUgPSAidmVuYyIsDQorCQkuc3RhX21hc2sgPSBCSVQoMTcpLA0K KwkJLmN0bF9vZmZzID0gMHgwMzQ0LA0KKwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5NQVNLKDgsIDgp LA0KKwkJLnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygxMiwgMTIpLA0KKwkJLmJhc2ljX2Ns a19uYW1lID0geyJ2ZW5jIn0sDQorCQkuYnBfdGFibGUgPSB7DQorCQkJQlVTX1BST1QoSUZSX1RZ UEUsIDB4MmQ0LCAweDJkOCwgMHgyZDAsIDB4MmVjLA0KKwkJCQlNVDgxOTJfVE9QX0FYSV9QUk9U X0VOX01NX1ZFTkMpLA0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDJkNCwgMHgyZDgsIDB4MmQw LCAweDJlYywNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9NTV9WRU5DXzJORCksDQorCQl9 LA0KKwl9LA0KKwlbTVQ4MTkyX1BPV0VSX0RPTUFJTl9WREVDXSA9IHsNCisJCS5uYW1lID0gInZk ZWMiLA0KKwkJLnN0YV9tYXNrID0gQklUKDE1KSwNCisJCS5jdGxfb2ZmcyA9IDB4MDMzYywNCisJ CS5zcmFtX3Bkbl9iaXRzID0gR0VOTUFTSyg4LCA4KSwNCisJCS5zcmFtX3Bkbl9hY2tfYml0cyA9 IEdFTk1BU0soMTIsIDEyKSwNCisJCS5iYXNpY19jbGtfbmFtZSA9IHsidmRlYyJ9LA0KKwkJLmJw X3RhYmxlID0gew0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDJkNCwgMHgyZDgsIDB4MmQwLCAw eDJlYywNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9NTV9WREVDKSwNCisJCQlCVVNfUFJP VChJRlJfVFlQRSwgMHgyZDQsIDB4MmQ4LCAweDJkMCwgMHgyZWMsDQorCQkJCU1UODE5Ml9UT1Bf QVhJX1BST1RfRU5fTU1fVkRFQ18yTkQpLA0KKwkJfSwNCisJfSwNCisJW01UODE5Ml9QT1dFUl9E T01BSU5fVkRFQzJdID0gew0KKwkJLm5hbWUgPSAidmRlYzIiLA0KKwkJLnN0YV9tYXNrID0gQklU KDE2KSwNCisJCS5jdGxfb2ZmcyA9IDB4MDM0MCwNCisJCS5zcmFtX3Bkbl9iaXRzID0gR0VOTUFT Syg4LCA4KSwNCisJCS5zcmFtX3Bkbl9hY2tfYml0cyA9IEdFTk1BU0soMTIsIDEyKSwNCisJfSwN CisJW01UODE5Ml9QT1dFUl9ET01BSU5fQ0FNXSA9IHsNCisJCS5uYW1lID0gImNhbSIsDQorCQku c3RhX21hc2sgPSBCSVQoMjMpLA0KKwkJLmN0bF9vZmZzID0gMHgwMzVjLA0KKwkJLnNyYW1fcGRu X2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0KKwkJLnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygx MiwgMTIpLA0KKwkJLmJhc2ljX2Nsa19uYW1lID0geyJjYW0ifSwNCisJCS5icF90YWJsZSA9IHsN CisJCQlCVVNfUFJPVChJRlJfVFlQRSwgMHg3MTQsIDB4NzE4LCAweDcxMCwgMHg3MjQsDQorCQkJ CU1UODE5Ml9UT1BfQVhJX1BST1RfRU5fMl9DQU0pLA0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAw eDJkNCwgMHgyZDgsIDB4MmQwLCAweDJlYywNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9N TV9DQU0pLA0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDJhOCwgMHgyYWMsIDB4MjUwLCAweDI1 OCwNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl8xX0NBTSksDQorCQkJQlVTX1BST1QoSUZS X1RZUEUsIDB4MmQ0LCAweDJkOCwgMHgyZDAsIDB4MmVjLA0KKwkJCQlNVDgxOTJfVE9QX0FYSV9Q Uk9UX0VOX01NX0NBTV8yTkQpLA0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweGI4NCwgMHhiODgs IDB4YjgwLCAweGI5MCwNCisJCQkJTVQ4MTkyX1RPUF9BWElfUFJPVF9FTl9WRE5SX0NBTSksDQor CQl9LA0KKwl9LA0KKwlbTVQ4MTkyX1BPV0VSX0RPTUFJTl9DQU1fUkFXQV0gPSB7DQorCQkubmFt ZSA9ICJjYW1fcmF3YSIsDQorCQkuc3RhX21hc2sgPSBCSVQoMjQpLA0KKwkJLmN0bF9vZmZzID0g MHgwMzYwLA0KKwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0KKwkJLnNyYW1fcGRu X2Fja19iaXRzID0gR0VOTUFTSygxMiwgMTIpLA0KKwl9LA0KKwlbTVQ4MTkyX1BPV0VSX0RPTUFJ Tl9DQU1fUkFXQl0gPSB7DQorCQkubmFtZSA9ICJjYW1fcmF3YiIsDQorCQkuc3RhX21hc2sgPSBC SVQoMjUpLA0KKwkJLmN0bF9vZmZzID0gMHgwMzY0LA0KKwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5N QVNLKDgsIDgpLA0KKwkJLnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygxMiwgMTIpLA0KKwl9 LA0KKwlbTVQ4MTkyX1BPV0VSX0RPTUFJTl9DQU1fUkFXQ10gPSB7DQorCQkubmFtZSA9ICJjYW1f cmF3YyIsDQorCQkuc3RhX21hc2sgPSBCSVQoMjYpLA0KKwkJLmN0bF9vZmZzID0gMHgwMzY4LA0K KwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0KKwkJLnNyYW1fcGRuX2Fja19iaXRz ID0gR0VOTUFTSygxMiwgMTIpLA0KKwl9LA0KK307DQorDQogc3RhdGljIGNvbnN0IHN0cnVjdCBz Y3Bfc29jX2RhdGEgbXQyNzAxX2RhdGEgPSB7DQogCS5kb21haW5zID0gc2NwX2RvbWFpbl9kYXRh X210MjcwMSwNCiAJLm51bV9kb21haW5zID0gQVJSQVlfU0laRShzY3BfZG9tYWluX2RhdGFfbXQy NzAxKSwNCkBAIC0xNTMyLDYgKzE4MTcsMTUgQEAgc3RhdGljIHZvaWQgbXRrX3JlZ2lzdGVyX3Bv d2VyX2RvbWFpbnMoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldiwNCiAJfQ0KIH07DQogDQor c3RhdGljIGNvbnN0IHN0cnVjdCBzY3Bfc29jX2RhdGEgbXQ4MTkyX2RhdGEgPSB7DQorCS5kb21h aW5zID0gc2NwX2RvbWFpbl9kYXRhX210ODE5MiwNCisJLm51bV9kb21haW5zID0gQVJSQVlfU0la RShzY3BfZG9tYWluX2RhdGFfbXQ4MTkyKSwNCisJLnJlZ3MgPSB7DQorCQkucHdyX3N0YV9vZmZz ID0gMHgwMTZjLA0KKwkJLnB3cl9zdGEybmRfb2ZmcyA9IDB4MDE3MCwNCisJfSwNCit9Ow0KKw0K IC8qDQogICogc2Nwc3lzIGRyaXZlciBpbml0DQogICovDQpAQCAtMTU1OSw2ICsxODUzLDkgQEAg c3RhdGljIHZvaWQgbXRrX3JlZ2lzdGVyX3Bvd2VyX2RvbWFpbnMoc3RydWN0IHBsYXRmb3JtX2Rl dmljZSAqcGRldiwNCiAJCS5jb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE4My1zY3BzeXMiLA0K IAkJLmRhdGEgPSAmbXQ4MTgzX2RhdGEsDQogCX0sIHsNCisJCS5jb21wYXRpYmxlID0gIm1lZGlh dGVrLG10ODE5Mi1zY3BzeXMiLA0KKwkJLmRhdGEgPSAmbXQ4MTkyX2RhdGEsDQorCX0sIHsNCiAJ CS8qIHNlbnRpbmVsICovDQogCX0NCiB9Ow0KLS0gDQoxLjguMS4xLmRpcnR5DQo=