From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 65C76C28E83 for ; Fri, 4 Sep 2020 06:45:38 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2AFD7206B8 for ; Fri, 4 Sep 2020 06:45:38 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="zNCgGGZn"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="Axx6EAVB" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 2AFD7206B8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=B+XMc0CjKSiOChrKEaYR/CVFHkdL0hmKYLIS1Hre7TA=; b=zNCgGGZnhe/lwI7Jjv2KRurB3 s+Mmw/dl4c7nC7GkxBIuLXCijjmDvgRjBiVXtJOTaijK95R24EJHEXx3qX/9sSoO48xBCi2YHLDjE HEfavNaau8sMeI2+4sHa1IXrMpzBuCh9tFoZiq2nigGTby9rOHt00KKrkOlK9FMaKG3hUPTR40bBD Czc7fyZECLaTXrPaWXhYGyn5vUTdMbEhgf8TE3fkvRTiX0H9C2no9DF8t+6868wqVXVwIw5s8EZUi YCGVKPoS2tKeu1m0iQ6iICHdBp6N1pQnmVPt3sCKgOssXlG3KtctDXsgVLaMRcPLi0KmDJSaCalel A/hjfwXeQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TS-00033F-N5; Fri, 04 Sep 2020 06:45:26 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TB-0002w6-L4; Fri, 04 Sep 2020 06:45:11 +0000 X-UUID: 94e208e875484f0eac2a1aa504a9b09b-20200903 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=ZdGMDv5zUYGYyGcwMpbNr1XEOrUasDU8u/ZAe2/IJL4=; b=Axx6EAVBmO1AM8mrH68PBSkVDb7n/BBmjascqOFdJN9qHCozIDplTxXuecOJuOvsOmjkR8QERUDcoXRA1UF5rh+bhUWTNAelMNRP+5M7kOHuHpqN9I5cexQEGDiRD8NDsWZZtujRn+dXmkoNRWRgbszUritcxPBwl1Js2LQQI3s=; X-UUID: 94e208e875484f0eac2a1aa504a9b09b-20200903 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 2076919662; Thu, 03 Sep 2020 22:44:59 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 3 Sep 2020 23:44:58 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:55 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , "Rob Herring" , Sascha Hauer Subject: [PATCH 3/3] arm64: dts: Add power controller device node of MT8192 Date: Fri, 4 Sep 2020 14:44:55 +0800 Message-ID: <1599201895-11013-4-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200904_024509_853846_F133536A X-CRM114-Status: GOOD ( 12.74 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Weiyi Lu , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Add power controller node for MT8192. In scpsys node, it contains clocks and regmapping of infracfg for bus protection. And list all the power domains of MT8192 under scpsys node to show the dependency between each other through hierarchical structure. Signed-off-by: Weiyi Lu --- arch/arm64/boot/dts/mediatek/mt8192.dtsi | 148 +++++++++++++++++++++++++++++++ 1 file changed, 148 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi index b3fab4f..be90137 100644 --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi @@ -9,6 +9,7 @@ #include #include #include +#include / { compatible = "mediatek,mt8192"; @@ -257,6 +258,153 @@ #interrupt-cells = <2>; }; + scpsys: power-controller@10006000 { + compatible = "mediatek,mt8192-scpsys", "syscon"; + reg = <0 0x10006000 0 0x1000>; + clocks = <&topckgen CLK_TOP_AUD_INTBUS_SEL>, + <&infracfg CLK_INFRA_AUDIO_26M_B>, + <&infracfg CLK_INFRA_AUDIO>, + <&infracfg CLK_INFRA_PMIC_CONN>, + <&topckgen CLK_TOP_MFG_PLL_SEL>, + <&topckgen CLK_TOP_DISP_SEL>, + <&infracfg CLK_INFRA_DEVICE_APC_SYNC>, + <&topckgen CLK_TOP_IPE_SEL>, + <&topckgen CLK_TOP_IMG1_SEL>, + <&topckgen CLK_TOP_IMG2_SEL>, + <&topckgen CLK_TOP_MDP_SEL>, + <&topckgen CLK_TOP_VENC_SEL>, + <&topckgen CLK_TOP_VDEC_SEL>, + <&topckgen CLK_TOP_CAM_SEL>; + clock-names = "audio", "audio1", "audio2", "conn", "mfg", + "disp", "disp1", "ipe", "isp", "isp1", + "mdp", "venc", "vdec", "cam"; + infracfg = <&infracfg>; + #power-domain-cells = <1>; + #address-cells = <1>; + #size-cells = <0>; + + audio@MT8192_POWER_DOMAIN_AUDIO { + reg = ; + }; + + conn@MT8192_POWER_DOMAIN_CONN { + reg = ; + }; + + mfg@MT8192_POWER_DOMAIN_MFG0 { + reg = ; + #address-cells = <1>; + #size-cells = <0>; + + mfg1@MT8192_POWER_DOMAIN_MFG1 { + reg = ; + #address-cells = <1>; + #size-cells = <0>; + + mfg2@MT8192_POWER_DOMAIN_MFG2 { + reg = ; + }; + + mfg3@MT8192_POWER_DOMAIN_MFG3 { + reg = ; + }; + + mfg4@MT8192_POWER_DOMAIN_MFG4 { + reg = ; + }; + + mfg5@MT8192_POWER_DOMAIN_MFG5 { + reg = ; + }; + + mfg6@MT8192_POWER_DOMAIN_MFG6 { + reg = ; + }; + }; + }; + + disp@MT8192_POWER_DOMAIN_DISP { + reg = ; + clocks = <&mmsys CLK_MM_SMI_INFRA>, + <&mmsys CLK_MM_SMI_COMMON>, + <&mmsys CLK_MM_SMI_GALS>, + <&mmsys CLK_MM_SMI_IOMMU>; + #address-cells = <1>; + #size-cells = <0>; + + ipe@MT8192_POWER_DOMAIN_IPE { + reg = ; + clocks = <&ipesys CLK_IPE_LARB19>, + <&ipesys CLK_IPE_LARB20>, + <&ipesys CLK_IPE_SMI_SUBCOM>, + <&ipesys CLK_IPE_GALS>; + }; + + isp@MT8192_POWER_DOMAIN_ISP { + reg = ; + clocks = <&imgsys CLK_IMG_LARB9>, + <&imgsys CLK_IMG_GALS>; + }; + + isp2@MT8192_POWER_DOMAIN_ISP2 { + reg = ; + clocks = <&imgsys2 CLK_IMG2_LARB11>, + <&imgsys2 CLK_IMG2_GALS>; + }; + + mdp@MT8192_POWER_DOMAIN_MDP { + reg = ; + clocks = <&mdpsys CLK_MDP_SMI0>; + }; + + venc@MT8192_POWER_DOMAIN_VENC { + reg = ; + clocks = <&vencsys CLK_VENC_SET1_VENC>; + }; + + vdec@MT8192_POWER_DOMAIN_VDEC { + reg = ; + clocks = <&vdecsys_soc CLK_VDEC_SOC_VDEC>, + <&vdecsys_soc CLK_VDEC_SOC_LAT>, + <&vdecsys_soc CLK_VDEC_SOC_LARB1>; + #address-cells = <1>; + #size-cells = <0>; + + vdec2@MT8192_POWER_DOMAIN_VDEC2 { + reg = ; + clocks = <&vdecsys CLK_VDEC_VDEC>, + <&vdecsys CLK_VDEC_LAT>, + <&vdecsys CLK_VDEC_LARB1>; + }; + }; + + cam@MT8192_POWER_DOMAIN_CAM { + reg = ; + clocks = <&camsys CLK_CAM_LARB13>, + <&camsys CLK_CAM_LARB14>, + <&camsys CLK_CAM_CCU_GALS>, + <&camsys CLK_CAM_CAM2MM_GALS>; + #address-cells = <1>; + #size-cells = <0>; + + cam_rawa@MT8192_POWER_DOMAIN_CAM_RAWA { + reg = ; + clocks = <&camsys_rawa CLK_CAM_RAWA_LARBX>; + }; + + cam_rawb@MT8192_POWER_DOMAIN_CAM_RAWB { + reg = ; + clocks = <&camsys_rawb CLK_CAM_RAWB_LARBX>; + }; + + cam_rawc@MT8192_POWER_DOMAIN_CAM_RAWC { + reg = ; + clocks = <&camsys_rawc CLK_CAM_RAWC_LARBX>; + }; + }; + }; + }; + watchdog: watchdog@10007000 { compatible = "mediatek,mt8192-wdt"; reg = <0 0x10007000 0 0x100>; -- 1.8.1.1.dirty _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D2CCDC43461 for ; Fri, 4 Sep 2020 06:46:34 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 9A58B206B8 for ; Fri, 4 Sep 2020 06:46:34 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="OkmKcU1O"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="Axx6EAVB" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 9A58B206B8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=F6/1sgxHTmK3TkntNjC0WFMt/jiQCpxc+IaUg5mOeb0=; b=OkmKcU1OxjPDwek/N0s1iDOr4 f/9X+K4CuXG+qGhUVaseriaVmDFd/LdjsPayyCF7JHDZscLqJBTsHCQFlOiKizxZKVeDOoJxBeI4b Hah3VqCRWkp8txAfInR+nCnf5IPn4kDmFXg/hP7x1c6xEiEyqGPuKpGYnstSlH5z9bUokgqN8r1lD Mg5iU+nQl6Ad6DB1CxmBglXClTQaeWbKUpJXirzrEGnK9XJJmcZJtIb5Fx1EYMpAqGi+gB0H03hdx RZZx2OgLXSGHN7HDoqn7QoimJ6c7ItDcgj8pMi0a/M56i00Qor53TM0GdXfvRtqIn93U5/sIGIM53 NjEw8LiPA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TN-00030s-24; Fri, 04 Sep 2020 06:45:21 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TB-0002w6-L4; Fri, 04 Sep 2020 06:45:11 +0000 X-UUID: 94e208e875484f0eac2a1aa504a9b09b-20200903 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=ZdGMDv5zUYGYyGcwMpbNr1XEOrUasDU8u/ZAe2/IJL4=; b=Axx6EAVBmO1AM8mrH68PBSkVDb7n/BBmjascqOFdJN9qHCozIDplTxXuecOJuOvsOmjkR8QERUDcoXRA1UF5rh+bhUWTNAelMNRP+5M7kOHuHpqN9I5cexQEGDiRD8NDsWZZtujRn+dXmkoNRWRgbszUritcxPBwl1Js2LQQI3s=; X-UUID: 94e208e875484f0eac2a1aa504a9b09b-20200903 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 2076919662; Thu, 03 Sep 2020 22:44:59 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 3 Sep 2020 23:44:58 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:55 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , "Rob Herring" , Sascha Hauer Subject: [PATCH 3/3] arm64: dts: Add power controller device node of MT8192 Date: Fri, 4 Sep 2020 14:44:55 +0800 Message-ID: <1599201895-11013-4-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200904_024509_853846_F133536A X-CRM114-Status: GOOD ( 12.74 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Weiyi Lu , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add power controller node for MT8192. In scpsys node, it contains clocks and regmapping of infracfg for bus protection. And list all the power domains of MT8192 under scpsys node to show the dependency between each other through hierarchical structure. Signed-off-by: Weiyi Lu --- arch/arm64/boot/dts/mediatek/mt8192.dtsi | 148 +++++++++++++++++++++++++++++++ 1 file changed, 148 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi index b3fab4f..be90137 100644 --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi @@ -9,6 +9,7 @@ #include #include #include +#include / { compatible = "mediatek,mt8192"; @@ -257,6 +258,153 @@ #interrupt-cells = <2>; }; + scpsys: power-controller@10006000 { + compatible = "mediatek,mt8192-scpsys", "syscon"; + reg = <0 0x10006000 0 0x1000>; + clocks = <&topckgen CLK_TOP_AUD_INTBUS_SEL>, + <&infracfg CLK_INFRA_AUDIO_26M_B>, + <&infracfg CLK_INFRA_AUDIO>, + <&infracfg CLK_INFRA_PMIC_CONN>, + <&topckgen CLK_TOP_MFG_PLL_SEL>, + <&topckgen CLK_TOP_DISP_SEL>, + <&infracfg CLK_INFRA_DEVICE_APC_SYNC>, + <&topckgen CLK_TOP_IPE_SEL>, + <&topckgen CLK_TOP_IMG1_SEL>, + <&topckgen CLK_TOP_IMG2_SEL>, + <&topckgen CLK_TOP_MDP_SEL>, + <&topckgen CLK_TOP_VENC_SEL>, + <&topckgen CLK_TOP_VDEC_SEL>, + <&topckgen CLK_TOP_CAM_SEL>; + clock-names = "audio", "audio1", "audio2", "conn", "mfg", + "disp", "disp1", "ipe", "isp", "isp1", + "mdp", "venc", "vdec", "cam"; + infracfg = <&infracfg>; + #power-domain-cells = <1>; + #address-cells = <1>; + #size-cells = <0>; + + audio@MT8192_POWER_DOMAIN_AUDIO { + reg = ; + }; + + conn@MT8192_POWER_DOMAIN_CONN { + reg = ; + }; + + mfg@MT8192_POWER_DOMAIN_MFG0 { + reg = ; + #address-cells = <1>; + #size-cells = <0>; + + mfg1@MT8192_POWER_DOMAIN_MFG1 { + reg = ; + #address-cells = <1>; + #size-cells = <0>; + + mfg2@MT8192_POWER_DOMAIN_MFG2 { + reg = ; + }; + + mfg3@MT8192_POWER_DOMAIN_MFG3 { + reg = ; + }; + + mfg4@MT8192_POWER_DOMAIN_MFG4 { + reg = ; + }; + + mfg5@MT8192_POWER_DOMAIN_MFG5 { + reg = ; + }; + + mfg6@MT8192_POWER_DOMAIN_MFG6 { + reg = ; + }; + }; + }; + + disp@MT8192_POWER_DOMAIN_DISP { + reg = ; + clocks = <&mmsys CLK_MM_SMI_INFRA>, + <&mmsys CLK_MM_SMI_COMMON>, + <&mmsys CLK_MM_SMI_GALS>, + <&mmsys CLK_MM_SMI_IOMMU>; + #address-cells = <1>; + #size-cells = <0>; + + ipe@MT8192_POWER_DOMAIN_IPE { + reg = ; + clocks = <&ipesys CLK_IPE_LARB19>, + <&ipesys CLK_IPE_LARB20>, + <&ipesys CLK_IPE_SMI_SUBCOM>, + <&ipesys CLK_IPE_GALS>; + }; + + isp@MT8192_POWER_DOMAIN_ISP { + reg = ; + clocks = <&imgsys CLK_IMG_LARB9>, + <&imgsys CLK_IMG_GALS>; + }; + + isp2@MT8192_POWER_DOMAIN_ISP2 { + reg = ; + clocks = <&imgsys2 CLK_IMG2_LARB11>, + <&imgsys2 CLK_IMG2_GALS>; + }; + + mdp@MT8192_POWER_DOMAIN_MDP { + reg = ; + clocks = <&mdpsys CLK_MDP_SMI0>; + }; + + venc@MT8192_POWER_DOMAIN_VENC { + reg = ; + clocks = <&vencsys CLK_VENC_SET1_VENC>; + }; + + vdec@MT8192_POWER_DOMAIN_VDEC { + reg = ; + clocks = <&vdecsys_soc CLK_VDEC_SOC_VDEC>, + <&vdecsys_soc CLK_VDEC_SOC_LAT>, + <&vdecsys_soc CLK_VDEC_SOC_LARB1>; + #address-cells = <1>; + #size-cells = <0>; + + vdec2@MT8192_POWER_DOMAIN_VDEC2 { + reg = ; + clocks = <&vdecsys CLK_VDEC_VDEC>, + <&vdecsys CLK_VDEC_LAT>, + <&vdecsys CLK_VDEC_LARB1>; + }; + }; + + cam@MT8192_POWER_DOMAIN_CAM { + reg = ; + clocks = <&camsys CLK_CAM_LARB13>, + <&camsys CLK_CAM_LARB14>, + <&camsys CLK_CAM_CCU_GALS>, + <&camsys CLK_CAM_CAM2MM_GALS>; + #address-cells = <1>; + #size-cells = <0>; + + cam_rawa@MT8192_POWER_DOMAIN_CAM_RAWA { + reg = ; + clocks = <&camsys_rawa CLK_CAM_RAWA_LARBX>; + }; + + cam_rawb@MT8192_POWER_DOMAIN_CAM_RAWB { + reg = ; + clocks = <&camsys_rawb CLK_CAM_RAWB_LARBX>; + }; + + cam_rawc@MT8192_POWER_DOMAIN_CAM_RAWC { + reg = ; + clocks = <&camsys_rawc CLK_CAM_RAWC_LARBX>; + }; + }; + }; + }; + watchdog: watchdog@10007000 { compatible = "mediatek,mt8192-wdt"; reg = <0 0x10007000 0 0x100>; -- 1.8.1.1.dirty _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.4 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8C41FC43461 for ; Fri, 4 Sep 2020 06:45:16 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 5C0DE20722 for ; Fri, 4 Sep 2020 06:45:16 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="JpiHNMy9" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726089AbgIDGpP (ORCPT ); Fri, 4 Sep 2020 02:45:15 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:60166 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726127AbgIDGpH (ORCPT ); Fri, 4 Sep 2020 02:45:07 -0400 X-UUID: 9787be0d913f4ca197b842f57d98b71f-20200904 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=ZdGMDv5zUYGYyGcwMpbNr1XEOrUasDU8u/ZAe2/IJL4=; b=JpiHNMy9Ehz7uELwxWxoHsD6aGHFNxZdLtqlbzEzMJ/znZ7t3TglXQqKA/1vsPYRDm31u3AFMUlJQhQ8Z5i0+w/qNfdGrd/Of0frpov858lhFSbWxYQ63+OPETXaBE9SGoYU9V2kyCVtWO0PdWO5YRjhAKu/e+hTmBPDhpcP8nY=; X-UUID: 9787be0d913f4ca197b842f57d98b71f-20200904 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 672437035; Fri, 04 Sep 2020 14:44:57 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:55 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , Rob Herring , Sascha Hauer CC: , , , , , Weiyi Lu Subject: [PATCH 3/3] arm64: dts: Add power controller device node of MT8192 Date: Fri, 4 Sep 2020 14:44:55 +0800 Message-ID: <1599201895-11013-4-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org QWRkIHBvd2VyIGNvbnRyb2xsZXIgbm9kZSBmb3IgTVQ4MTkyLg0KSW4gc2Nwc3lzIG5vZGUsIGl0 IGNvbnRhaW5zIGNsb2NrcyBhbmQgcmVnbWFwcGluZyBvZg0KaW5mcmFjZmcgZm9yIGJ1cyBwcm90 ZWN0aW9uLg0KQW5kIGxpc3QgYWxsIHRoZSBwb3dlciBkb21haW5zIG9mIE1UODE5MiB1bmRlciBz Y3BzeXMgbm9kZQ0KdG8gc2hvdyB0aGUgZGVwZW5kZW5jeSBiZXR3ZWVuIGVhY2ggb3RoZXIgdGhy b3VnaCBoaWVyYXJjaGljYWwNCnN0cnVjdHVyZS4NCg0KU2lnbmVkLW9mZi1ieTogV2VpeWkgTHUg PHdlaXlpLmx1QG1lZGlhdGVrLmNvbT4NCi0tLQ0KIGFyY2gvYXJtNjQvYm9vdC9kdHMvbWVkaWF0 ZWsvbXQ4MTkyLmR0c2kgfCAxNDggKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKw0KIDEg ZmlsZSBjaGFuZ2VkLCAxNDggaW5zZXJ0aW9ucygrKQ0KDQpkaWZmIC0tZ2l0IGEvYXJjaC9hcm02 NC9ib290L2R0cy9tZWRpYXRlay9tdDgxOTIuZHRzaSBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvbWVk aWF0ZWsvbXQ4MTkyLmR0c2kNCmluZGV4IGIzZmFiNGYuLmJlOTAxMzcgMTAwNjQ0DQotLS0gYS9h cmNoL2FybTY0L2Jvb3QvZHRzL21lZGlhdGVrL210ODE5Mi5kdHNpDQorKysgYi9hcmNoL2FybTY0 L2Jvb3QvZHRzL21lZGlhdGVrL210ODE5Mi5kdHNpDQpAQCAtOSw2ICs5LDcgQEANCiAjaW5jbHVk ZSA8ZHQtYmluZGluZ3MvaW50ZXJydXB0LWNvbnRyb2xsZXIvYXJtLWdpYy5oPg0KICNpbmNsdWRl IDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29udHJvbGxlci9pcnEuaD4NCiAjaW5jbHVkZSA8ZHQt YmluZGluZ3MvcGluY3RybC9tdDgxOTItcGluZnVuYy5oPg0KKyNpbmNsdWRlIDxkdC1iaW5kaW5n cy9wb3dlci9tdDgxOTItcG93ZXIuaD4NCiANCiAvIHsNCiAJY29tcGF0aWJsZSA9ICJtZWRpYXRl ayxtdDgxOTIiOw0KQEAgLTI1Nyw2ICsyNTgsMTUzIEBADQogCQkJI2ludGVycnVwdC1jZWxscyA9 IDwyPjsNCiAJCX07DQogDQorCQlzY3BzeXM6IHBvd2VyLWNvbnRyb2xsZXJAMTAwMDYwMDAgew0K KwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLXNjcHN5cyIsICJzeXNjb24iOw0KKwkJ CXJlZyA9IDwwIDB4MTAwMDYwMDAgMCAweDEwMDA+Ow0KKwkJCWNsb2NrcyA9IDwmdG9wY2tnZW4g Q0xLX1RPUF9BVURfSU5UQlVTX1NFTD4sDQorCQkJCSA8JmluZnJhY2ZnIENMS19JTkZSQV9BVURJ T18yNk1fQj4sDQorCQkJCSA8JmluZnJhY2ZnIENMS19JTkZSQV9BVURJTz4sDQorCQkJCSA8Jmlu ZnJhY2ZnIENMS19JTkZSQV9QTUlDX0NPTk4+LA0KKwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9QX01G R19QTExfU0VMPiwNCisJCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9ESVNQX1NFTD4sDQorCQkJCSA8 JmluZnJhY2ZnIENMS19JTkZSQV9ERVZJQ0VfQVBDX1NZTkM+LA0KKwkJCQkgPCZ0b3Bja2dlbiBD TEtfVE9QX0lQRV9TRUw+LA0KKwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9QX0lNRzFfU0VMPiwNCisJ CQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9JTUcyX1NFTD4sDQorCQkJCSA8JnRvcGNrZ2VuIENMS19U T1BfTURQX1NFTD4sDQorCQkJCSA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19TRUw+LA0KKwkJCQkg PCZ0b3Bja2dlbiBDTEtfVE9QX1ZERUNfU0VMPiwNCisJCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9D QU1fU0VMPjsNCisJCQljbG9jay1uYW1lcyA9ICJhdWRpbyIsICJhdWRpbzEiLCAiYXVkaW8yIiwg ImNvbm4iLCAibWZnIiwNCisJCQkJICAgICAgImRpc3AiLCAiZGlzcDEiLCAiaXBlIiwgImlzcCIs ICJpc3AxIiwNCisJCQkJICAgICAgIm1kcCIsICJ2ZW5jIiwgInZkZWMiLCAiY2FtIjsNCisJCQlp bmZyYWNmZyA9IDwmaW5mcmFjZmc+Ow0KKwkJCSNwb3dlci1kb21haW4tY2VsbHMgPSA8MT47DQor CQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQorCQkJI3NpemUtY2VsbHMgPSA8MD47DQorDQorCQkJ YXVkaW9ATVQ4MTkyX1BPV0VSX0RPTUFJTl9BVURJTyB7DQorCQkJCXJlZyA9IDxNVDgxOTJfUE9X RVJfRE9NQUlOX0FVRElPPjsNCisJCQl9Ow0KKw0KKwkJCWNvbm5ATVQ4MTkyX1BPV0VSX0RPTUFJ Tl9DT05OIHsNCisJCQkJcmVnID0gPE1UODE5Ml9QT1dFUl9ET01BSU5fQ09OTj47DQorCQkJfTsN CisNCisJCQltZmdATVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkcwIHsNCisJCQkJcmVnID0gPE1UODE5 Ml9QT1dFUl9ET01BSU5fTUZHMD47DQorCQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KKwkJCQkj c2l6ZS1jZWxscyA9IDwwPjsNCisNCisJCQkJbWZnMUBNVDgxOTJfUE9XRVJfRE9NQUlOX01GRzEg ew0KKwkJCQkJcmVnID0gPE1UODE5Ml9QT1dFUl9ET01BSU5fTUZHMT47DQorCQkJCQkjYWRkcmVz cy1jZWxscyA9IDwxPjsNCisJCQkJCSNzaXplLWNlbGxzID0gPDA+Ow0KKw0KKwkJCQkJbWZnMkBN VDgxOTJfUE9XRVJfRE9NQUlOX01GRzIgew0KKwkJCQkJCXJlZyA9IDxNVDgxOTJfUE9XRVJfRE9N QUlOX01GRzI+Ow0KKwkJCQkJfTsNCisNCisJCQkJCW1mZzNATVQ4MTkyX1BPV0VSX0RPTUFJTl9N RkczIHsNCisJCQkJCQlyZWcgPSA8TVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkczPjsNCisJCQkJCX07 DQorDQorCQkJCQltZmc0QE1UODE5Ml9QT1dFUl9ET01BSU5fTUZHNCB7DQorCQkJCQkJcmVnID0g PE1UODE5Ml9QT1dFUl9ET01BSU5fTUZHND47DQorCQkJCQl9Ow0KKw0KKwkJCQkJbWZnNUBNVDgx OTJfUE9XRVJfRE9NQUlOX01GRzUgew0KKwkJCQkJCXJlZyA9IDxNVDgxOTJfUE9XRVJfRE9NQUlO X01GRzU+Ow0KKwkJCQkJfTsNCisNCisJCQkJCW1mZzZATVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkc2 IHsNCisJCQkJCQlyZWcgPSA8TVQ4MTkyX1BPV0VSX0RPTUFJTl9NRkc2PjsNCisJCQkJCX07DQor CQkJCX07DQorCQkJfTsNCisNCisJCQlkaXNwQE1UODE5Ml9QT1dFUl9ET01BSU5fRElTUCB7DQor CQkJCXJlZyA9IDxNVDgxOTJfUE9XRVJfRE9NQUlOX0RJU1A+Ow0KKwkJCQljbG9ja3MgPSA8Jm1t c3lzIENMS19NTV9TTUlfSU5GUkE+LA0KKwkJCQkJIDwmbW1zeXMgQ0xLX01NX1NNSV9DT01NT04+ LA0KKwkJCQkJIDwmbW1zeXMgQ0xLX01NX1NNSV9HQUxTPiwNCisJCQkJCSA8Jm1tc3lzIENMS19N TV9TTUlfSU9NTVU+Ow0KKwkJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsNCisJCQkJI3NpemUtY2Vs bHMgPSA8MD47DQorDQorCQkJCWlwZUBNVDgxOTJfUE9XRVJfRE9NQUlOX0lQRSB7DQorCQkJCQly ZWcgPSA8TVQ4MTkyX1BPV0VSX0RPTUFJTl9JUEU+Ow0KKwkJCQkJY2xvY2tzID0gPCZpcGVzeXMg Q0xLX0lQRV9MQVJCMTk+LA0KKwkJCQkJCSA8JmlwZXN5cyBDTEtfSVBFX0xBUkIyMD4sDQorCQkJ CQkJIDwmaXBlc3lzIENMS19JUEVfU01JX1NVQkNPTT4sDQorCQkJCQkJIDwmaXBlc3lzIENMS19J UEVfR0FMUz47DQorCQkJCX07DQorDQorCQkJCWlzcEBNVDgxOTJfUE9XRVJfRE9NQUlOX0lTUCB7 DQorCQkJCQlyZWcgPSA8TVQ4MTkyX1BPV0VSX0RPTUFJTl9JU1A+Ow0KKwkJCQkJY2xvY2tzID0g PCZpbWdzeXMgQ0xLX0lNR19MQVJCOT4sDQorCQkJCQkJIDwmaW1nc3lzIENMS19JTUdfR0FMUz47 DQorCQkJCX07DQorDQorCQkJCWlzcDJATVQ4MTkyX1BPV0VSX0RPTUFJTl9JU1AyIHsNCisJCQkJ CXJlZyA9IDxNVDgxOTJfUE9XRVJfRE9NQUlOX0lTUDI+Ow0KKwkJCQkJY2xvY2tzID0gPCZpbWdz eXMyIENMS19JTUcyX0xBUkIxMT4sDQorCQkJCQkJIDwmaW1nc3lzMiBDTEtfSU1HMl9HQUxTPjsN CisJCQkJfTsNCisNCisJCQkJbWRwQE1UODE5Ml9QT1dFUl9ET01BSU5fTURQIHsNCisJCQkJCXJl ZyA9IDxNVDgxOTJfUE9XRVJfRE9NQUlOX01EUD47DQorCQkJCQljbG9ja3MgPSA8Jm1kcHN5cyBD TEtfTURQX1NNSTA+Ow0KKwkJCQl9Ow0KKw0KKwkJCQl2ZW5jQE1UODE5Ml9QT1dFUl9ET01BSU5f VkVOQyB7DQorCQkJCQlyZWcgPSA8TVQ4MTkyX1BPV0VSX0RPTUFJTl9WRU5DPjsNCisJCQkJCWNs b2NrcyA9IDwmdmVuY3N5cyBDTEtfVkVOQ19TRVQxX1ZFTkM+Ow0KKwkJCQl9Ow0KKw0KKwkJCQl2 ZGVjQE1UODE5Ml9QT1dFUl9ET01BSU5fVkRFQyB7DQorCQkJCQlyZWcgPSA8TVQ4MTkyX1BPV0VS X0RPTUFJTl9WREVDPjsNCisJCQkJCWNsb2NrcyA9IDwmdmRlY3N5c19zb2MgQ0xLX1ZERUNfU09D X1ZERUM+LA0KKwkJCQkJCSA8JnZkZWNzeXNfc29jIENMS19WREVDX1NPQ19MQVQ+LA0KKwkJCQkJ CSA8JnZkZWNzeXNfc29jIENMS19WREVDX1NPQ19MQVJCMT47DQorCQkJCQkjYWRkcmVzcy1jZWxs cyA9IDwxPjsNCisJCQkJCSNzaXplLWNlbGxzID0gPDA+Ow0KKw0KKwkJCQkJdmRlYzJATVQ4MTky X1BPV0VSX0RPTUFJTl9WREVDMiB7DQorCQkJCQkJcmVnID0gPE1UODE5Ml9QT1dFUl9ET01BSU5f VkRFQzI+Ow0KKwkJCQkJCWNsb2NrcyA9IDwmdmRlY3N5cyBDTEtfVkRFQ19WREVDPiwNCisJCQkJ CQkJIDwmdmRlY3N5cyBDTEtfVkRFQ19MQVQ+LA0KKwkJCQkJCQkgPCZ2ZGVjc3lzIENMS19WREVD X0xBUkIxPjsNCisJCQkJCX07DQorCQkJCX07DQorDQorCQkJCWNhbUBNVDgxOTJfUE9XRVJfRE9N QUlOX0NBTSB7DQorCQkJCQlyZWcgPSA8TVQ4MTkyX1BPV0VSX0RPTUFJTl9DQU0+Ow0KKwkJCQkJ Y2xvY2tzID0gPCZjYW1zeXMgQ0xLX0NBTV9MQVJCMTM+LA0KKwkJCQkJCSA8JmNhbXN5cyBDTEtf Q0FNX0xBUkIxND4sDQorCQkJCQkJIDwmY2Ftc3lzIENMS19DQU1fQ0NVX0dBTFM+LA0KKwkJCQkJ CSA8JmNhbXN5cyBDTEtfQ0FNX0NBTTJNTV9HQUxTPjsNCisJCQkJCSNhZGRyZXNzLWNlbGxzID0g PDE+Ow0KKwkJCQkJI3NpemUtY2VsbHMgPSA8MD47DQorDQorCQkJCQljYW1fcmF3YUBNVDgxOTJf UE9XRVJfRE9NQUlOX0NBTV9SQVdBIHsNCisJCQkJCQlyZWcgPSA8TVQ4MTkyX1BPV0VSX0RPTUFJ Tl9DQU1fUkFXQT47DQorCQkJCQkJY2xvY2tzID0gPCZjYW1zeXNfcmF3YSBDTEtfQ0FNX1JBV0Ff TEFSQlg+Ow0KKwkJCQkJfTsNCisNCisJCQkJCWNhbV9yYXdiQE1UODE5Ml9QT1dFUl9ET01BSU5f Q0FNX1JBV0Igew0KKwkJCQkJCXJlZyA9IDxNVDgxOTJfUE9XRVJfRE9NQUlOX0NBTV9SQVdCPjsN CisJCQkJCQljbG9ja3MgPSA8JmNhbXN5c19yYXdiIENMS19DQU1fUkFXQl9MQVJCWD47DQorCQkJ CQl9Ow0KKw0KKwkJCQkJY2FtX3Jhd2NATVQ4MTkyX1BPV0VSX0RPTUFJTl9DQU1fUkFXQyB7DQor CQkJCQkJcmVnID0gPE1UODE5Ml9QT1dFUl9ET01BSU5fQ0FNX1JBV0M+Ow0KKwkJCQkJCWNsb2Nr cyA9IDwmY2Ftc3lzX3Jhd2MgQ0xLX0NBTV9SQVdDX0xBUkJYPjsNCisJCQkJCX07DQorCQkJCX07 DQorCQkJfTsNCisJCX07DQorDQogCQl3YXRjaGRvZzogd2F0Y2hkb2dAMTAwMDcwMDAgew0KIAkJ CWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLXdkdCI7DQogCQkJcmVnID0gPDAgMHgxMDAw NzAwMCAwIDB4MTAwPjsNCi0tIA0KMS44LjEuMS5kaXJ0eQ0K