From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2AC0CC388F9 for ; Wed, 11 Nov 2020 08:35:57 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 819D2206F1 for ; Wed, 11 Nov 2020 08:35:54 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="DbCHSplb"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="krMF2l+n" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 819D2206F1 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=8hI5aztfCpZoNiRjWNg02hm3Go2g+vseZcNSR0VmgEA=; b=DbCHSplbRsLGnPn27k3qp0G2O dAIqHqRoKhLOKA7Alng5ThapBctG+NJwJa/opbLPpAh8e7se0kAgx3loD4UQd3O+iVCA8cczsyYuF 6gvYJxxiIlABTiTpoN7Q+YMJl21gh+3Jo/RpfSrvMvdSVMSqCHz6zGXu8BJbNsb6T10j2VZCS9RvD yLBotIdXTIqQTMAXTRn/bkhltPxnQ1hLksDcbtrF/oqMaojIC6vdKLaSSVH8mey4KRRyY78ErFwvs 5lfKqyG+w6zlD2zNXrclHYqfWY2oUryR6iWriKqZPG4o4+cE3UmIv/GUgCOdGBpO+FTafpLIoyIm5 LJgrWyuQg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kclbV-0000NA-K7; Wed, 11 Nov 2020 08:35:45 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kclUo-0004Td-Bc; Wed, 11 Nov 2020 08:28:54 +0000 X-UUID: 4480063ff2cc4ece87e05aa7c8b4cb6e-20201111 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=d6BGvimYsRbgD3d8ny44iq6sJXu6PegVN2AnQ3w5TEc=; b=krMF2l+neXNuWnq+t2dSN+R1efZ7F0OyfD/KdgBWx37QI7IgEoUgjJhwu5J6DyDGSqGSPSOhL8Lt9HfHNGMjohnQz6kGiyxzrr8zi+qPavffW+/nTuY+zZU6U8PzrGo9nWVaChjtSB1eLoG+kWzn1zDeZHMKEDCzXvz0pBrqMos=; X-UUID: 4480063ff2cc4ece87e05aa7c8b4cb6e-20201111 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 2106747318; Wed, 11 Nov 2020 00:28:39 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 11 Nov 2020 00:28:37 -0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 11 Nov 2020 16:28:35 +0800 Received: from [172.21.77.33] (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 11 Nov 2020 16:28:36 +0800 Message-ID: <1605083317.32073.5.camel@mtkswgap22> Subject: Re: [v6,1/3] dt-binding: reset-controller: mediatek: add YAML schemas From: Stanley Chu To: Crystal Guo , "p.zabel@pengutronix.de" , "matthias.bgg@gmail.com" , Suman Anna Date: Wed, 11 Nov 2020 16:28:37 +0800 In-Reply-To: <1602682204.14806.53.camel@mhfsdcap03> References: <20200930022159.5559-1-crystal.guo@mediatek.com> <20200930022159.5559-2-crystal.guo@mediatek.com> <1602682204.14806.53.camel@mhfsdcap03> X-Mailer: Evolution 3.2.3-0ubuntu6 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201111_032850_763435_C55EB179 X-CRM114-Status: GOOD ( 20.11 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: "devicetree@vger.kernel.org" , Yong Liang =?UTF-8?Q?=28=E6=A2=81=E5=8B=87=29?= , srv_heupstream , Seiya Wang =?UTF-8?Q?=28=E7=8E=8B=E8=BF=BA=E5=90=9B=29?= , "linux-kernel@vger.kernel.org" , Fan Chen =?UTF-8?Q?=28=E9=99=B3=E5=87=A1=29?= , "robh+dt@kernel.org" , "linux-mediatek@lists.infradead.org" , Yingjoe Chen =?UTF-8?Q?=28=E9=99=B3=E8=8B=B1=E6=B4=B2=29?= , "s-anna@ti.com" , "linux-arm-kernel@lists.infradead.org" Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi Matthias, Philipp, Suman, Since almost one month pending with this patch series, just a gentle ping that would you have further suggestions on this series? We are looking for this series being merged soon. Thanks On Wed, 2020-10-14 at 21:30 +0800, Crystal Guo wrote: > Hi Maintainers, > > Gentle ping for this patch set. > > Many thanks > Crystal > > On Wed, 2020-09-30 at 10:21 +0800, Crystal Guo wrote: > > Add a YAML documentation for Mediatek, which uses ti reset-controller > > driver directly. The TI reset controller provides a common reset > > management, and is suitable for Mediatek SoCs. > > > > Signed-off-by: Crystal Guo > > --- > > .../bindings/reset/mediatek-syscon-reset.yaml | 51 +++++++++++++++++++ > > 1 file changed, 51 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml > > > > diff --git a/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml b/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml > > new file mode 100644 > > index 000000000000..7871550c3c69 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml > > @@ -0,0 +1,51 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/reset/mediatek-syscon-reset.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Mediatek Reset Controller > > + > > +maintainers: > > + - Crystal Guo > > + > > +description: > > + The bindings describe the reset-controller for Mediatek SoCs, > > + which is based on TI reset controller. For more detail, please > > + visit Documentation/devicetree/bindings/reset/ti-syscon-reset.txt. > > + > > +properties: > > + compatible: > > + const: mediatek,syscon-reset > > + > > + '#reset-cells': > > + const: 1 > > + > > + mediatek,reset-bits: > > + description: > > > + Contains the reset control register information, please refer to > > + Documentation/devicetree/bindings/reset/ti-syscon-reset.txt. > > + > > +required: > > + - compatible > > + - '#reset-cells' > > + - mediatek,reset-bits > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + infracfg: infracfg@10001000 { > > + compatible = "mediatek,mt8192-infracfg", "syscon", "simple-mfd"; > > + reg = <0 0x10001000>; > > + #clock-cells = <1>; > > + > > + infracfg_rst: reset-controller { > > + compatible = "mediatek,syscon-reset"; > > + #reset-cells = <1>; > > + mediatek,reset-bits = < > > + 0x140 15 0x144 15 0 0 (ASSERT_SET | DEASSERT_SET | STATUS_NONE) > > + >; > > + }; > > + }; > > _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9A8D7C4742C for ; Wed, 11 Nov 2020 08:36:38 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 0681320637 for ; Wed, 11 Nov 2020 08:36:37 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="ve41CE9E"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="krMF2l+n" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 0681320637 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=BTfBb+2EVGh/1TVoLdAeTi57nzA0GdOsDF66o1ro/nU=; b=ve41CE9E3m6oZsAoASgfxgFYm Cf1a/0loDENYu1kHLKUc4yIFSMlv+C41oyY1uwmyEGellRtnr8uXlb4zmX0PmOD4CtMGpSMF6uXrR Ru3j3jCjBVdQLUby84kW7JP5Qttuol7EgTmA1JV9krsU0Snc1B19kfnZp5OTASIZxI52a16Z3pQvg sBvEj/VcUa3cx3gILQVnwmidFbLRy+pcnk+8EnvCxF9p6RYIrHcDRzeqaOGRRalipPsqhIEwaWenH Zc8xTKphmnX74yg05kz8ZeCBpKGiDlTelDQ8BgGb4tb0xuf+3n6Ycn1RM8z0YWAgNU4jWw/lPiPMg KnNlBk7pQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kclbT-0000Ms-Sl; Wed, 11 Nov 2020 08:35:43 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kclUo-0004Td-Bc; Wed, 11 Nov 2020 08:28:54 +0000 X-UUID: 4480063ff2cc4ece87e05aa7c8b4cb6e-20201111 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=d6BGvimYsRbgD3d8ny44iq6sJXu6PegVN2AnQ3w5TEc=; b=krMF2l+neXNuWnq+t2dSN+R1efZ7F0OyfD/KdgBWx37QI7IgEoUgjJhwu5J6DyDGSqGSPSOhL8Lt9HfHNGMjohnQz6kGiyxzrr8zi+qPavffW+/nTuY+zZU6U8PzrGo9nWVaChjtSB1eLoG+kWzn1zDeZHMKEDCzXvz0pBrqMos=; X-UUID: 4480063ff2cc4ece87e05aa7c8b4cb6e-20201111 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 2106747318; Wed, 11 Nov 2020 00:28:39 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 11 Nov 2020 00:28:37 -0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 11 Nov 2020 16:28:35 +0800 Received: from [172.21.77.33] (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 11 Nov 2020 16:28:36 +0800 Message-ID: <1605083317.32073.5.camel@mtkswgap22> Subject: Re: [v6,1/3] dt-binding: reset-controller: mediatek: add YAML schemas From: Stanley Chu To: Crystal Guo , "p.zabel@pengutronix.de" , "matthias.bgg@gmail.com" , Suman Anna Date: Wed, 11 Nov 2020 16:28:37 +0800 In-Reply-To: <1602682204.14806.53.camel@mhfsdcap03> References: <20200930022159.5559-1-crystal.guo@mediatek.com> <20200930022159.5559-2-crystal.guo@mediatek.com> <1602682204.14806.53.camel@mhfsdcap03> X-Mailer: Evolution 3.2.3-0ubuntu6 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201111_032850_763435_C55EB179 X-CRM114-Status: GOOD ( 20.11 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: "devicetree@vger.kernel.org" , Yong Liang =?UTF-8?Q?=28=E6=A2=81=E5=8B=87=29?= , srv_heupstream , Seiya Wang =?UTF-8?Q?=28=E7=8E=8B=E8=BF=BA=E5=90=9B=29?= , "linux-kernel@vger.kernel.org" , Fan Chen =?UTF-8?Q?=28=E9=99=B3=E5=87=A1=29?= , "robh+dt@kernel.org" , "linux-mediatek@lists.infradead.org" , Yingjoe Chen =?UTF-8?Q?=28=E9=99=B3=E8=8B=B1=E6=B4=B2=29?= , "linux-arm-kernel@lists.infradead.org" Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Matthias, Philipp, Suman, Since almost one month pending with this patch series, just a gentle ping that would you have further suggestions on this series? We are looking for this series being merged soon. Thanks On Wed, 2020-10-14 at 21:30 +0800, Crystal Guo wrote: > Hi Maintainers, > > Gentle ping for this patch set. > > Many thanks > Crystal > > On Wed, 2020-09-30 at 10:21 +0800, Crystal Guo wrote: > > Add a YAML documentation for Mediatek, which uses ti reset-controller > > driver directly. The TI reset controller provides a common reset > > management, and is suitable for Mediatek SoCs. > > > > Signed-off-by: Crystal Guo > > --- > > .../bindings/reset/mediatek-syscon-reset.yaml | 51 +++++++++++++++++++ > > 1 file changed, 51 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml > > > > diff --git a/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml b/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml > > new file mode 100644 > > index 000000000000..7871550c3c69 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml > > @@ -0,0 +1,51 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/reset/mediatek-syscon-reset.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Mediatek Reset Controller > > + > > +maintainers: > > + - Crystal Guo > > + > > +description: > > + The bindings describe the reset-controller for Mediatek SoCs, > > + which is based on TI reset controller. For more detail, please > > + visit Documentation/devicetree/bindings/reset/ti-syscon-reset.txt. > > + > > +properties: > > + compatible: > > + const: mediatek,syscon-reset > > + > > + '#reset-cells': > > + const: 1 > > + > > + mediatek,reset-bits: > > + description: > > > + Contains the reset control register information, please refer to > > + Documentation/devicetree/bindings/reset/ti-syscon-reset.txt. > > + > > +required: > > + - compatible > > + - '#reset-cells' > > + - mediatek,reset-bits > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + infracfg: infracfg@10001000 { > > + compatible = "mediatek,mt8192-infracfg", "syscon", "simple-mfd"; > > + reg = <0 0x10001000>; > > + #clock-cells = <1>; > > + > > + infracfg_rst: reset-controller { > > + compatible = "mediatek,syscon-reset"; > > + #reset-cells = <1>; > > + mediatek,reset-bits = < > > + 0x140 15 0x144 15 0 0 (ASSERT_SET | DEASSERT_SET | STATUS_NONE) > > + >; > > + }; > > + }; > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.3 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id EB860C4742C for ; Wed, 11 Nov 2020 08:28:44 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 887FD2074B for ; Wed, 11 Nov 2020 08:28:44 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="krMF2l+n" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726011AbgKKI2n (ORCPT ); Wed, 11 Nov 2020 03:28:43 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:57013 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725960AbgKKI2m (ORCPT ); Wed, 11 Nov 2020 03:28:42 -0500 X-UUID: defb1df1a22a4d7f8a877e903b266659-20201111 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=d6BGvimYsRbgD3d8ny44iq6sJXu6PegVN2AnQ3w5TEc=; b=krMF2l+neXNuWnq+t2dSN+R1efZ7F0OyfD/KdgBWx37QI7IgEoUgjJhwu5J6DyDGSqGSPSOhL8Lt9HfHNGMjohnQz6kGiyxzrr8zi+qPavffW+/nTuY+zZU6U8PzrGo9nWVaChjtSB1eLoG+kWzn1zDeZHMKEDCzXvz0pBrqMos=; X-UUID: defb1df1a22a4d7f8a877e903b266659-20201111 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1176421295; Wed, 11 Nov 2020 16:28:38 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 11 Nov 2020 16:28:35 +0800 Received: from [172.21.77.33] (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 11 Nov 2020 16:28:36 +0800 Message-ID: <1605083317.32073.5.camel@mtkswgap22> Subject: Re: [v6,1/3] dt-binding: reset-controller: mediatek: add YAML schemas From: Stanley Chu To: Crystal Guo , "p.zabel@pengutronix.de" , "matthias.bgg@gmail.com" , Suman Anna CC: "robh+dt@kernel.org" , srv_heupstream , "linux-mediatek@lists.infradead.org" , "linux-arm-kernel@lists.infradead.org" , "linux-kernel@vger.kernel.org" , "devicetree@vger.kernel.org" , "s-anna@ti.com" , Seiya Wang =?UTF-8?Q?=28=E7=8E=8B=E8=BF=BA=E5=90=9B=29?= , Yingjoe Chen =?UTF-8?Q?=28=E9=99=B3=E8=8B=B1=E6=B4=B2=29?= , Fan Chen =?UTF-8?Q?=28=E9=99=B3=E5=87=A1=29?= , Yong Liang =?UTF-8?Q?=28=E6=A2=81=E5=8B=87=29?= Date: Wed, 11 Nov 2020 16:28:37 +0800 In-Reply-To: <1602682204.14806.53.camel@mhfsdcap03> References: <20200930022159.5559-1-crystal.guo@mediatek.com> <20200930022159.5559-2-crystal.guo@mediatek.com> <1602682204.14806.53.camel@mhfsdcap03> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org SGkgTWF0dGhpYXMsIFBoaWxpcHAsIFN1bWFuLA0KDQpTaW5jZSBhbG1vc3Qgb25lIG1vbnRoIHBl bmRpbmcgd2l0aCB0aGlzIHBhdGNoIHNlcmllcywganVzdCBhIGdlbnRsZQ0KcGluZyB0aGF0IHdv dWxkIHlvdSBoYXZlIGZ1cnRoZXIgc3VnZ2VzdGlvbnMgb24gdGhpcyBzZXJpZXM/DQoNCldlIGFy ZSBsb29raW5nIGZvciB0aGlzIHNlcmllcyBiZWluZyBtZXJnZWQgc29vbi4NCg0KVGhhbmtzDQoN Ck9uIFdlZCwgMjAyMC0xMC0xNCBhdCAyMTozMCArMDgwMCwgQ3J5c3RhbCBHdW8gd3JvdGU6DQo+ IEhpIE1haW50YWluZXJzLA0KPiANCj4gR2VudGxlIHBpbmcgZm9yIHRoaXMgcGF0Y2ggc2V0Lg0K PiANCj4gTWFueSB0aGFua3MNCj4gQ3J5c3RhbA0KPiANCj4gT24gV2VkLCAyMDIwLTA5LTMwIGF0 IDEwOjIxICswODAwLCBDcnlzdGFsIEd1byB3cm90ZToNCj4gPiBBZGQgYSBZQU1MIGRvY3VtZW50 YXRpb24gZm9yIE1lZGlhdGVrLCB3aGljaCB1c2VzIHRpIHJlc2V0LWNvbnRyb2xsZXINCj4gPiBk cml2ZXIgZGlyZWN0bHkuIFRoZSBUSSByZXNldCBjb250cm9sbGVyIHByb3ZpZGVzIGEgY29tbW9u IHJlc2V0DQo+ID4gbWFuYWdlbWVudCwgYW5kIGlzIHN1aXRhYmxlIGZvciBNZWRpYXRlayBTb0Nz Lg0KPiA+IA0KPiA+IFNpZ25lZC1vZmYtYnk6IENyeXN0YWwgR3VvIDxjcnlzdGFsLmd1b0BtZWRp YXRlay5jb20+DQo+ID4gLS0tDQo+ID4gIC4uLi9iaW5kaW5ncy9yZXNldC9tZWRpYXRlay1zeXNj b24tcmVzZXQueWFtbCB8IDUxICsrKysrKysrKysrKysrKysrKysNCj4gPiAgMSBmaWxlIGNoYW5n ZWQsIDUxIGluc2VydGlvbnMoKykNCj4gPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IERvY3VtZW50YXRp b24vZGV2aWNldHJlZS9iaW5kaW5ncy9yZXNldC9tZWRpYXRlay1zeXNjb24tcmVzZXQueWFtbA0K PiA+IA0KPiA+IGRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3Mv cmVzZXQvbWVkaWF0ZWstc3lzY29uLXJlc2V0LnlhbWwgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRy ZWUvYmluZGluZ3MvcmVzZXQvbWVkaWF0ZWstc3lzY29uLXJlc2V0LnlhbWwNCj4gPiBuZXcgZmls ZSBtb2RlIDEwMDY0NA0KPiA+IGluZGV4IDAwMDAwMDAwMDAwMC4uNzg3MTU1MGMzYzY5DQo+ID4g LS0tIC9kZXYvbnVsbA0KPiA+ICsrKyBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5n cy9yZXNldC9tZWRpYXRlay1zeXNjb24tcmVzZXQueWFtbA0KPiA+IEBAIC0wLDAgKzEsNTEgQEAN Cj4gPiArIyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogKEdQTC0yLjAtb25seSBPUiBCU0QtMi1D bGF1c2UpDQo+ID4gKyVZQU1MIDEuMg0KPiA+ICstLS0NCj4gPiArJGlkOiBodHRwOi8vZGV2aWNl dHJlZS5vcmcvc2NoZW1hcy9yZXNldC9tZWRpYXRlay1zeXNjb24tcmVzZXQueWFtbCMNCj4gPiAr JHNjaGVtYTogaHR0cDovL2RldmljZXRyZWUub3JnL21ldGEtc2NoZW1hcy9jb3JlLnlhbWwjDQo+ ID4gKw0KPiA+ICt0aXRsZTogTWVkaWF0ZWsgUmVzZXQgQ29udHJvbGxlcg0KPiA+ICsNCj4gPiAr bWFpbnRhaW5lcnM6DQo+ID4gKyAgLSBDcnlzdGFsIEd1byA8Y3J5c3RhbC5ndW9AbWVkaWF0ZWsu Y29tPg0KPiA+ICsNCj4gPiArZGVzY3JpcHRpb246DQo+ID4gKyAgVGhlIGJpbmRpbmdzIGRlc2Ny aWJlIHRoZSByZXNldC1jb250cm9sbGVyIGZvciBNZWRpYXRlayBTb0NzLA0KPiA+ICsgIHdoaWNo IGlzIGJhc2VkIG9uIFRJIHJlc2V0IGNvbnRyb2xsZXIuIEZvciBtb3JlIGRldGFpbCwgcGxlYXNl DQo+ID4gKyAgdmlzaXQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL3Jlc2V0L3Rp LXN5c2Nvbi1yZXNldC50eHQuDQo+ID4gKw0KPiA+ICtwcm9wZXJ0aWVzOg0KPiA+ICsgIGNvbXBh dGlibGU6DQo+ID4gKyAgICBjb25zdDogbWVkaWF0ZWssc3lzY29uLXJlc2V0DQo+ID4gKw0KPiA+ ICsgICcjcmVzZXQtY2VsbHMnOg0KPiA+ICsgICAgY29uc3Q6IDENCj4gPiArDQo+ID4gKyAgbWVk aWF0ZWsscmVzZXQtYml0czoNCj4gPiArICAgIGRlc2NyaXB0aW9uOiA+DQo+ID4gKyAgICAgIENv bnRhaW5zIHRoZSByZXNldCBjb250cm9sIHJlZ2lzdGVyIGluZm9ybWF0aW9uLCBwbGVhc2UgcmVm ZXIgdG8NCj4gPiArICAgICAgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL3Jlc2V0 L3RpLXN5c2Nvbi1yZXNldC50eHQuDQo+ID4gKw0KPiA+ICtyZXF1aXJlZDoNCj4gPiArICAtIGNv bXBhdGlibGUNCj4gPiArICAtICcjcmVzZXQtY2VsbHMnDQo+ID4gKyAgLSBtZWRpYXRlayxyZXNl dC1iaXRzDQo+ID4gKw0KPiA+ICthZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCj4gPiArDQo+ ID4gK2V4YW1wbGVzOg0KPiA+ICsgIC0gfA0KPiA+ICsgICAgI2luY2x1ZGUgPGR0LWJpbmRpbmdz L3Jlc2V0L3RpLXN5c2Nvbi5oPg0KPiA+ICsgICAgaW5mcmFjZmc6IGluZnJhY2ZnQDEwMDAxMDAw IHsNCj4gPiArICAgICAgICBjb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1pbmZyYWNmZyIs ICJzeXNjb24iLCAic2ltcGxlLW1mZCI7DQo+ID4gKyAgICAgICAgcmVnID0gPDAgMHgxMDAwMTAw MD47DQo+ID4gKyAgICAgICAgI2Nsb2NrLWNlbGxzID0gPDE+Ow0KPiA+ICsNCj4gPiArICAgICAg ICBpbmZyYWNmZ19yc3Q6IHJlc2V0LWNvbnRyb2xsZXIgew0KPiA+ICsgICAgICAgICAgICBjb21w YXRpYmxlID0gIm1lZGlhdGVrLHN5c2Nvbi1yZXNldCI7DQo+ID4gKyAgICAgICAgICAgICNyZXNl dC1jZWxscyA9IDwxPjsNCj4gPiArICAgICAgICAgICAgbWVkaWF0ZWsscmVzZXQtYml0cyA9IDwN Cj4gPiArICAgICAgICAgICAgICAgMHgxNDAgMTUgMHgxNDQgMTUgMCAwIChBU1NFUlRfU0VUIHwg REVBU1NFUlRfU0VUIHwgU1RBVFVTX05PTkUpDQo+ID4gKyAgICAgICAgICAgID47DQo+ID4gKyAg ICAgICAgfTsNCj4gPiArICAgIH07DQo+IA0KPiANCg0K