From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 819B9C2D0E4 for ; Thu, 19 Nov 2020 13:07:13 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C32BB2076B for ; Thu, 19 Nov 2020 13:07:12 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="tQBdTuc3"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="mXlB++9n" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C32BB2076B Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=s5ddIpFCGM0gc+y3cZbMiUe9jclH1AFre9l3WhS92HU=; b=tQBdTuc3I+zdyv6N0cGL/tHRB DygbhHmPX0D6y57yrj33QDnPTHmwxgJ7VPh1JhHnVYABMwzyjcFvRIspma5e4M0/E9znFozcuncn4 LLKv875gLHcyPZUNGJxG+wSf7926+9FWpDOEYyn5tebOjEj8MXkQUIj+SyiYF9yfNKyWE29qh2j3F Pn4cl9W//2D382jI8L27cCXNcgu2YiHAtB9lreilqSQm8VEX0RTgFra0FOvnkB34oCSwE/aMguPoC eRN3++sA+8F2uUFiNMM6zarhfni4mITzQTqW0URQ90rGOiCwUmiV4AqvSGkUuogi9aoaeSisBLj2h uItqd5ezw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kfjeN-0003b8-7W; Thu, 19 Nov 2020 13:06:59 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kfjeK-0003a5-HB; Thu, 19 Nov 2020 13:06:57 +0000 X-UUID: 49393de389c148c0a8a783fbf5915941-20201119 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=12lxvwfey+8nddLZ+ZoT8HbHqOzwkHuwsOhoD85K9Cg=; b=mXlB++9nqp2P7V0CMz3zl6EHRz+3FxzOb3QldHur8JDi/TG+UIiAtdN2bLhlZYIViLJr0TTO0xUTuvmKKSzPKlQrEBHfm7IZ2AfPnGMTBDqOoK9PThw0+P9A49cmcQsWHPnV0BK9jv6ZPSrHG+PWucbTz8Dab0j7pjVg4yX22QU=; X-UUID: 49393de389c148c0a8a783fbf5915941-20201119 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1927165012; Thu, 19 Nov 2020 05:06:53 -0800 Received: from MTKMBS31DR.mediatek.inc (172.27.6.102) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 19 Nov 2020 05:06:51 -0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS31DR.mediatek.inc (172.27.6.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 19 Nov 2020 21:06:41 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 19 Nov 2020 21:06:40 +0800 Message-ID: <1605791201.4733.114.camel@mhfsdcap03> Subject: Re: [PATCH v15 2/2] media: i2c: Add OV02A10 image sensor driver From: Dongchun Zhu To: Andy Shevchenko Date: Thu, 19 Nov 2020 21:06:41 +0800 In-Reply-To: <20201023143156.GX4077@smile.fi.intel.com> References: <20201013130503.2412-1-dongchun.zhu@mediatek.com> <20201013130503.2412-3-dongchun.zhu@mediatek.com> <20201023143156.GX4077@smile.fi.intel.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: C846AD7DB098136D27C99F550A830DFF88D98FA0B6CAD3A5ABB190F0FE9C2D672000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201119_080656_798670_7D1182F0 X-CRM114-Status: GOOD ( 27.20 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, drinkcat@chromium.org, srv_heupstream@mediatek.com, shengnan.wang@mediatek.com, tfiga@chromium.org, louis.kuo@mediatek.com, sj.huang@mediatek.com, robh+dt@kernel.org, linux-mediatek@lists.infradead.org, dongchun.zhu@mediatek.com, sakari.ailus@linux.intel.com, matthias.bgg@gmail.com, bingbu.cao@intel.com, mchehab@kernel.org, linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi Andy, On Fri, 2020-10-23 at 17:31 +0300, Andy Shevchenko wrote: > On Tue, Oct 13, 2020 at 09:05:03PM +0800, Dongchun Zhu wrote: > > Add a V4L2 sub-device driver for OmniVision OV02A10 image sensor. > > ... > > > +#define OV02A10_ID_MASK 0xffff > > GENMASK() > > (And include bits.h for that) > It seems could build pass without including bits.h, as DW9768 once used. > ... > > > +static int __ov02a10_start_stream(struct ov02a10 *ov02a10) > > +{ > > + struct i2c_client *client = v4l2_get_subdevdata(&ov02a10->subdev); > > + const struct ov02a10_reg_list *reg_list; > > + int ret; > > + > > + /* Apply default values of current mode */ > > + reg_list = &ov02a10->cur_mode->reg_list; > > + ret = ov02a10_write_array(ov02a10, reg_list); > > + if (ret) > > + return ret; > > + > > + /* Apply customized values from user */ > > + ret = __v4l2_ctrl_handler_setup(ov02a10->subdev.ctrl_handler); > > + if (ret) > > + return ret; > > + > > + /* Set orientation to 180 degree */ > > + if (ov02a10->upside_down) { > > + ret = i2c_smbus_write_byte_data(client, REG_MIRROR_FLIP_CONTROL, > > + REG_MIRROR_FLIP_ENABLE); > > + if (ret) { > > Shouldn't you use 'ret < 0' here as well? > Fixed in next release. > > + dev_err(&client->dev, "failed to set orientation\n"); > > + return ret; > > + } > > + ret = i2c_smbus_write_byte_data(client, REG_GLOBAL_EFFECTIVE, > > + REG_ENABLE); > > + if (ret < 0) > > + return ret; > > + } > > + > > + /* Set MIPI TX speed according to DT property */ > > + if (ov02a10->mipi_clock_voltage != OV02A10_MIPI_TX_SPEED_DEFAULT) { > > + ret = i2c_smbus_write_byte_data(client, TX_SPEED_AREA_SEL, > > + ov02a10->mipi_clock_voltage); > > + if (ret < 0) > > + return ret; > > + } > > + > > + /* Set stream on register */ > > + return i2c_smbus_write_byte_data(client, REG_SC_CTRL_MODE, > > + SC_CTRL_MODE_STREAMING); > > +} > > ... > > > +/* > > Was your intention to declare it as a kernel doc? > Removed in next release. > > + * ov02a10_set_exposure - Function called when setting exposure time > > + * @priv: Pointer to device structure > > + * @val: Variable for exposure time, in the unit of micro-second > > + * > > + * Set exposure time based on input value. > > + * > > + * Return: 0 on success > > + */ > > +static int ov02a10_set_exposure(struct ov02a10 *ov02a10, int val) > > ... > > > +static int ov02a10_check_hwcfg(struct device *dev, struct ov02a10 *ov02a10) > > +{ > > + struct fwnode_handle *ep; > > + struct fwnode_handle *fwnode = dev_fwnode(dev); > > + struct v4l2_fwnode_endpoint bus_cfg = { > > + .bus_type = V4L2_MBUS_CSI2_DPHY, > > + }; > > + unsigned int i, j; > > + int ret; > > > + if (!fwnode) > > + return -EINVAL; > > Basically you can avoid this check, but it's up to you. > I'd like to keep it. Thank you. > > + ep = fwnode_graph_get_next_endpoint(fwnode, NULL); > > + if (!ep) > > + return -ENXIO; > > + > > + ret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg); > > + fwnode_handle_put(ep); > > + if (ret) > > + return ret; > > + > > + for (i = 0; i < ARRAY_SIZE(link_freq_menu_items); i++) { > > + for (j = 0; j < bus_cfg.nr_of_link_frequencies; j++) { > > + if (link_freq_menu_items[i] == > > + bus_cfg.link_frequencies[j]) { > > + ov02a10->freq_index = i; > > + break; > > + } > > + } > > + > > + if (j == bus_cfg.nr_of_link_frequencies) { > > + dev_err(dev, "no link frequency %lld supported\n", > > + link_freq_menu_items[i]); > > + ret = -EINVAL; > > + break; > > + } > > + } > > + > > + v4l2_fwnode_endpoint_free(&bus_cfg); > > + > > + return ret; > > +} > > ... > > > + fwnode_property_read_u32(dev_fwnode(dev), "rotation", &rotation); > > Same Q as per previous reviews. Why device property API can't be used here? > > And everywhere else when you have > fwnode_property_read_*(dev_fwnode(dev), ...) > calls. > Thanks for the reminder. 'fwnode_property_read_u32' and 'fwnode_property_read_u32_array' would be replaced in next release if local test passes. _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 15845C6379F for ; Thu, 19 Nov 2020 13:07:38 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 744EF2468D for ; Thu, 19 Nov 2020 13:07:37 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="mrn8U0Un"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="mXlB++9n" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 744EF2468D Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=IsAqA/txuseEEEjwBetG51EenxjTCTrOx9L+nC7983s=; b=mrn8U0UnlujN5B9q9TuEknR+p ID6rhDG20JrRGTTgYAtE+mUj2ZKsjCA42djXE9yWrLqxcSV87mBfOUZ048nptC833rFMLVxDVNL0i 3CTSbfgyGkCBRv9Q87md3mYFM+TI5uKho508X/DsPm3+CG2G+Y3KwpH/Rk8N8slY25J4Z6XulX7eX wRc0Qz0zMPZfooySG+Buvf0EgCDF41O+N5YmFX//TUnInhMBC6oZMhL9B2IOzNjyViphdUBibYEFf kKnSVCLT7aINZrYCoarsrfzS7Z8UbDHXB+d3kO7dpjSJycEAqguQviLUyr8RebLrLsvaBgPJIspPS FOdeRQ0eQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kfjeO-0003bf-QO; Thu, 19 Nov 2020 13:07:00 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kfjeK-0003a5-HB; Thu, 19 Nov 2020 13:06:57 +0000 X-UUID: 49393de389c148c0a8a783fbf5915941-20201119 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=12lxvwfey+8nddLZ+ZoT8HbHqOzwkHuwsOhoD85K9Cg=; b=mXlB++9nqp2P7V0CMz3zl6EHRz+3FxzOb3QldHur8JDi/TG+UIiAtdN2bLhlZYIViLJr0TTO0xUTuvmKKSzPKlQrEBHfm7IZ2AfPnGMTBDqOoK9PThw0+P9A49cmcQsWHPnV0BK9jv6ZPSrHG+PWucbTz8Dab0j7pjVg4yX22QU=; X-UUID: 49393de389c148c0a8a783fbf5915941-20201119 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1927165012; Thu, 19 Nov 2020 05:06:53 -0800 Received: from MTKMBS31DR.mediatek.inc (172.27.6.102) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 19 Nov 2020 05:06:51 -0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS31DR.mediatek.inc (172.27.6.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 19 Nov 2020 21:06:41 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 19 Nov 2020 21:06:40 +0800 Message-ID: <1605791201.4733.114.camel@mhfsdcap03> Subject: Re: [PATCH v15 2/2] media: i2c: Add OV02A10 image sensor driver From: Dongchun Zhu To: Andy Shevchenko Date: Thu, 19 Nov 2020 21:06:41 +0800 In-Reply-To: <20201023143156.GX4077@smile.fi.intel.com> References: <20201013130503.2412-1-dongchun.zhu@mediatek.com> <20201013130503.2412-3-dongchun.zhu@mediatek.com> <20201023143156.GX4077@smile.fi.intel.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: C846AD7DB098136D27C99F550A830DFF88D98FA0B6CAD3A5ABB190F0FE9C2D672000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201119_080656_798670_7D1182F0 X-CRM114-Status: GOOD ( 27.20 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, drinkcat@chromium.org, srv_heupstream@mediatek.com, shengnan.wang@mediatek.com, tfiga@chromium.org, louis.kuo@mediatek.com, sj.huang@mediatek.com, robh+dt@kernel.org, linux-mediatek@lists.infradead.org, dongchun.zhu@mediatek.com, sakari.ailus@linux.intel.com, matthias.bgg@gmail.com, bingbu.cao@intel.com, mchehab@kernel.org, linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Andy, On Fri, 2020-10-23 at 17:31 +0300, Andy Shevchenko wrote: > On Tue, Oct 13, 2020 at 09:05:03PM +0800, Dongchun Zhu wrote: > > Add a V4L2 sub-device driver for OmniVision OV02A10 image sensor. > > ... > > > +#define OV02A10_ID_MASK 0xffff > > GENMASK() > > (And include bits.h for that) > It seems could build pass without including bits.h, as DW9768 once used. > ... > > > +static int __ov02a10_start_stream(struct ov02a10 *ov02a10) > > +{ > > + struct i2c_client *client = v4l2_get_subdevdata(&ov02a10->subdev); > > + const struct ov02a10_reg_list *reg_list; > > + int ret; > > + > > + /* Apply default values of current mode */ > > + reg_list = &ov02a10->cur_mode->reg_list; > > + ret = ov02a10_write_array(ov02a10, reg_list); > > + if (ret) > > + return ret; > > + > > + /* Apply customized values from user */ > > + ret = __v4l2_ctrl_handler_setup(ov02a10->subdev.ctrl_handler); > > + if (ret) > > + return ret; > > + > > + /* Set orientation to 180 degree */ > > + if (ov02a10->upside_down) { > > + ret = i2c_smbus_write_byte_data(client, REG_MIRROR_FLIP_CONTROL, > > + REG_MIRROR_FLIP_ENABLE); > > + if (ret) { > > Shouldn't you use 'ret < 0' here as well? > Fixed in next release. > > + dev_err(&client->dev, "failed to set orientation\n"); > > + return ret; > > + } > > + ret = i2c_smbus_write_byte_data(client, REG_GLOBAL_EFFECTIVE, > > + REG_ENABLE); > > + if (ret < 0) > > + return ret; > > + } > > + > > + /* Set MIPI TX speed according to DT property */ > > + if (ov02a10->mipi_clock_voltage != OV02A10_MIPI_TX_SPEED_DEFAULT) { > > + ret = i2c_smbus_write_byte_data(client, TX_SPEED_AREA_SEL, > > + ov02a10->mipi_clock_voltage); > > + if (ret < 0) > > + return ret; > > + } > > + > > + /* Set stream on register */ > > + return i2c_smbus_write_byte_data(client, REG_SC_CTRL_MODE, > > + SC_CTRL_MODE_STREAMING); > > +} > > ... > > > +/* > > Was your intention to declare it as a kernel doc? > Removed in next release. > > + * ov02a10_set_exposure - Function called when setting exposure time > > + * @priv: Pointer to device structure > > + * @val: Variable for exposure time, in the unit of micro-second > > + * > > + * Set exposure time based on input value. > > + * > > + * Return: 0 on success > > + */ > > +static int ov02a10_set_exposure(struct ov02a10 *ov02a10, int val) > > ... > > > +static int ov02a10_check_hwcfg(struct device *dev, struct ov02a10 *ov02a10) > > +{ > > + struct fwnode_handle *ep; > > + struct fwnode_handle *fwnode = dev_fwnode(dev); > > + struct v4l2_fwnode_endpoint bus_cfg = { > > + .bus_type = V4L2_MBUS_CSI2_DPHY, > > + }; > > + unsigned int i, j; > > + int ret; > > > + if (!fwnode) > > + return -EINVAL; > > Basically you can avoid this check, but it's up to you. > I'd like to keep it. Thank you. > > + ep = fwnode_graph_get_next_endpoint(fwnode, NULL); > > + if (!ep) > > + return -ENXIO; > > + > > + ret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg); > > + fwnode_handle_put(ep); > > + if (ret) > > + return ret; > > + > > + for (i = 0; i < ARRAY_SIZE(link_freq_menu_items); i++) { > > + for (j = 0; j < bus_cfg.nr_of_link_frequencies; j++) { > > + if (link_freq_menu_items[i] == > > + bus_cfg.link_frequencies[j]) { > > + ov02a10->freq_index = i; > > + break; > > + } > > + } > > + > > + if (j == bus_cfg.nr_of_link_frequencies) { > > + dev_err(dev, "no link frequency %lld supported\n", > > + link_freq_menu_items[i]); > > + ret = -EINVAL; > > + break; > > + } > > + } > > + > > + v4l2_fwnode_endpoint_free(&bus_cfg); > > + > > + return ret; > > +} > > ... > > > + fwnode_property_read_u32(dev_fwnode(dev), "rotation", &rotation); > > Same Q as per previous reviews. Why device property API can't be used here? > > And everywhere else when you have > fwnode_property_read_*(dev_fwnode(dev), ...) > calls. > Thanks for the reminder. 'fwnode_property_read_u32' and 'fwnode_property_read_u32_array' would be replaced in next release if local test passes. _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.2 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,USER_AGENT_SANE_2 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3A8F0C6369E for ; Thu, 19 Nov 2020 13:07:15 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id C74622222F for ; Thu, 19 Nov 2020 13:07:14 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="mXlB++9n" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727156AbgKSNGy (ORCPT ); Thu, 19 Nov 2020 08:06:54 -0500 Received: from Mailgw01.mediatek.com ([1.203.163.78]:61345 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726474AbgKSNGx (ORCPT ); Thu, 19 Nov 2020 08:06:53 -0500 X-UUID: 35b06853489d43aca805e5f4765c6b07-20201119 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=12lxvwfey+8nddLZ+ZoT8HbHqOzwkHuwsOhoD85K9Cg=; b=mXlB++9nqp2P7V0CMz3zl6EHRz+3FxzOb3QldHur8JDi/TG+UIiAtdN2bLhlZYIViLJr0TTO0xUTuvmKKSzPKlQrEBHfm7IZ2AfPnGMTBDqOoK9PThw0+P9A49cmcQsWHPnV0BK9jv6ZPSrHG+PWucbTz8Dab0j7pjVg4yX22QU=; X-UUID: 35b06853489d43aca805e5f4765c6b07-20201119 Received: from mtkcas34.mediatek.inc [(172.27.4.253)] by mailgw01.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 534292277; Thu, 19 Nov 2020 21:06:44 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS31DR.mediatek.inc (172.27.6.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 19 Nov 2020 21:06:41 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 19 Nov 2020 21:06:40 +0800 Message-ID: <1605791201.4733.114.camel@mhfsdcap03> Subject: Re: [PATCH v15 2/2] media: i2c: Add OV02A10 image sensor driver From: Dongchun Zhu To: Andy Shevchenko CC: , , , , , , , , , , , , , , , , Date: Thu, 19 Nov 2020 21:06:41 +0800 In-Reply-To: <20201023143156.GX4077@smile.fi.intel.com> References: <20201013130503.2412-1-dongchun.zhu@mediatek.com> <20201013130503.2412-3-dongchun.zhu@mediatek.com> <20201023143156.GX4077@smile.fi.intel.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: C846AD7DB098136D27C99F550A830DFF88D98FA0B6CAD3A5ABB190F0FE9C2D672000:8 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org SGkgQW5keSwNCg0KT24gRnJpLCAyMDIwLTEwLTIzIGF0IDE3OjMxICswMzAwLCBBbmR5IFNoZXZj aGVua28gd3JvdGU6DQo+IE9uIFR1ZSwgT2N0IDEzLCAyMDIwIGF0IDA5OjA1OjAzUE0gKzA4MDAs IERvbmdjaHVuIFpodSB3cm90ZToNCj4gPiBBZGQgYSBWNEwyIHN1Yi1kZXZpY2UgZHJpdmVyIGZv ciBPbW5pVmlzaW9uIE9WMDJBMTAgaW1hZ2Ugc2Vuc29yLg0KPiANCj4gLi4uDQo+IA0KPiA+ICsj ZGVmaW5lIE9WMDJBMTBfSURfTUFTSwkJCQkJMHhmZmZmDQo+IA0KPiBHRU5NQVNLKCkNCj4gDQo+ IChBbmQgaW5jbHVkZSBiaXRzLmggZm9yIHRoYXQpDQo+IA0KDQpJdCBzZWVtcyBjb3VsZCBidWls ZCBwYXNzIHdpdGhvdXQgaW5jbHVkaW5nIGJpdHMuaCwgYXMgRFc5NzY4IG9uY2UgdXNlZC4NCg0K PiAuLi4NCj4gDQo+ID4gK3N0YXRpYyBpbnQgX19vdjAyYTEwX3N0YXJ0X3N0cmVhbShzdHJ1Y3Qg b3YwMmExMCAqb3YwMmExMCkNCj4gPiArew0KPiA+ICsJc3RydWN0IGkyY19jbGllbnQgKmNsaWVu dCA9IHY0bDJfZ2V0X3N1YmRldmRhdGEoJm92MDJhMTAtPnN1YmRldik7DQo+ID4gKwljb25zdCBz dHJ1Y3Qgb3YwMmExMF9yZWdfbGlzdCAqcmVnX2xpc3Q7DQo+ID4gKwlpbnQgcmV0Ow0KPiA+ICsN Cj4gPiArCS8qIEFwcGx5IGRlZmF1bHQgdmFsdWVzIG9mIGN1cnJlbnQgbW9kZSAqLw0KPiA+ICsJ cmVnX2xpc3QgPSAmb3YwMmExMC0+Y3VyX21vZGUtPnJlZ19saXN0Ow0KPiA+ICsJcmV0ID0gb3Yw MmExMF93cml0ZV9hcnJheShvdjAyYTEwLCByZWdfbGlzdCk7DQo+ID4gKwlpZiAocmV0KQ0KPiA+ ICsJCXJldHVybiByZXQ7DQo+ID4gKw0KPiA+ICsJLyogQXBwbHkgY3VzdG9taXplZCB2YWx1ZXMg ZnJvbSB1c2VyICovDQo+ID4gKwlyZXQgPSBfX3Y0bDJfY3RybF9oYW5kbGVyX3NldHVwKG92MDJh MTAtPnN1YmRldi5jdHJsX2hhbmRsZXIpOw0KPiA+ICsJaWYgKHJldCkNCj4gPiArCQlyZXR1cm4g cmV0Ow0KPiA+ICsNCj4gPiArCS8qIFNldCBvcmllbnRhdGlvbiB0byAxODAgZGVncmVlICovDQo+ ID4gKwlpZiAob3YwMmExMC0+dXBzaWRlX2Rvd24pIHsNCj4gPiArCQlyZXQgPSBpMmNfc21idXNf d3JpdGVfYnl0ZV9kYXRhKGNsaWVudCwgUkVHX01JUlJPUl9GTElQX0NPTlRST0wsDQo+ID4gKwkJ CQkJCVJFR19NSVJST1JfRkxJUF9FTkFCTEUpOw0KPiA+ICsJCWlmIChyZXQpIHsNCj4gDQo+IFNo b3VsZG4ndCB5b3UgdXNlICdyZXQgPCAwJyBoZXJlIGFzIHdlbGw/DQo+IA0KDQpGaXhlZCBpbiBu ZXh0IHJlbGVhc2UuDQoNCj4gPiArCQkJZGV2X2VycigmY2xpZW50LT5kZXYsICJmYWlsZWQgdG8g c2V0IG9yaWVudGF0aW9uXG4iKTsNCj4gPiArCQkJcmV0dXJuIHJldDsNCj4gPiArCQl9DQo+ID4g KwkJcmV0ID0gaTJjX3NtYnVzX3dyaXRlX2J5dGVfZGF0YShjbGllbnQsIFJFR19HTE9CQUxfRUZG RUNUSVZFLA0KPiA+ICsJCQkJCQlSRUdfRU5BQkxFKTsNCj4gPiArCQlpZiAocmV0IDwgMCkNCj4g PiArCQkJcmV0dXJuIHJldDsNCj4gPiArCX0NCj4gPiArDQo+ID4gKwkvKiBTZXQgTUlQSSBUWCBz cGVlZCBhY2NvcmRpbmcgdG8gRFQgcHJvcGVydHkgKi8NCj4gPiArCWlmIChvdjAyYTEwLT5taXBp X2Nsb2NrX3ZvbHRhZ2UgIT0gT1YwMkExMF9NSVBJX1RYX1NQRUVEX0RFRkFVTFQpIHsNCj4gPiAr CQlyZXQgPSBpMmNfc21idXNfd3JpdGVfYnl0ZV9kYXRhKGNsaWVudCwgVFhfU1BFRURfQVJFQV9T RUwsDQo+ID4gKwkJCQkJCW92MDJhMTAtPm1pcGlfY2xvY2tfdm9sdGFnZSk7DQo+ID4gKwkJaWYg KHJldCA8IDApDQo+ID4gKwkJCXJldHVybiByZXQ7DQo+ID4gKwl9DQo+ID4gKw0KPiA+ICsJLyog U2V0IHN0cmVhbSBvbiByZWdpc3RlciAqLw0KPiA+ICsJcmV0dXJuIGkyY19zbWJ1c193cml0ZV9i eXRlX2RhdGEoY2xpZW50LCBSRUdfU0NfQ1RSTF9NT0RFLA0KPiA+ICsJCQkJCSBTQ19DVFJMX01P REVfU1RSRUFNSU5HKTsNCj4gPiArfQ0KPiANCj4gLi4uDQo+IA0KPiA+ICsvKg0KPiANCj4gV2Fz IHlvdXIgaW50ZW50aW9uIHRvIGRlY2xhcmUgaXQgYXMgYSBrZXJuZWwgZG9jPw0KPiANCg0KUmVt b3ZlZCBpbiBuZXh0IHJlbGVhc2UuDQoNCj4gPiArICogb3YwMmExMF9zZXRfZXhwb3N1cmUgLSBG dW5jdGlvbiBjYWxsZWQgd2hlbiBzZXR0aW5nIGV4cG9zdXJlIHRpbWUNCj4gPiArICogQHByaXY6 IFBvaW50ZXIgdG8gZGV2aWNlIHN0cnVjdHVyZQ0KPiA+ICsgKiBAdmFsOiBWYXJpYWJsZSBmb3Ig ZXhwb3N1cmUgdGltZSwgaW4gdGhlIHVuaXQgb2YgbWljcm8tc2Vjb25kDQo+ID4gKyAqDQo+ID4g KyAqIFNldCBleHBvc3VyZSB0aW1lIGJhc2VkIG9uIGlucHV0IHZhbHVlLg0KPiA+ICsgKg0KPiA+ ICsgKiBSZXR1cm46IDAgb24gc3VjY2Vzcw0KPiA+ICsgKi8NCj4gPiArc3RhdGljIGludCBvdjAy YTEwX3NldF9leHBvc3VyZShzdHJ1Y3Qgb3YwMmExMCAqb3YwMmExMCwgaW50IHZhbCkNCj4gDQo+ IC4uLg0KPiANCj4gPiArc3RhdGljIGludCBvdjAyYTEwX2NoZWNrX2h3Y2ZnKHN0cnVjdCBkZXZp Y2UgKmRldiwgc3RydWN0IG92MDJhMTAgKm92MDJhMTApDQo+ID4gK3sNCj4gPiArCXN0cnVjdCBm d25vZGVfaGFuZGxlICplcDsNCj4gPiArCXN0cnVjdCBmd25vZGVfaGFuZGxlICpmd25vZGUgPSBk ZXZfZndub2RlKGRldik7DQo+ID4gKwlzdHJ1Y3QgdjRsMl9md25vZGVfZW5kcG9pbnQgYnVzX2Nm ZyA9IHsNCj4gPiArCQkuYnVzX3R5cGUgPSBWNEwyX01CVVNfQ1NJMl9EUEhZLA0KPiA+ICsJfTsN Cj4gPiArCXVuc2lnbmVkIGludCBpLCBqOw0KPiA+ICsJaW50IHJldDsNCj4gDQo+ID4gKwlpZiAo IWZ3bm9kZSkNCj4gPiArCQlyZXR1cm4gLUVJTlZBTDsNCj4gDQo+IEJhc2ljYWxseSB5b3UgY2Fu IGF2b2lkIHRoaXMgY2hlY2ssIGJ1dCBpdCdzIHVwIHRvIHlvdS4NCj4gDQoNCkknZCBsaWtlIHRv IGtlZXAgaXQuIFRoYW5rIHlvdS4NCg0KPiA+ICsJZXAgPSBmd25vZGVfZ3JhcGhfZ2V0X25leHRf ZW5kcG9pbnQoZndub2RlLCBOVUxMKTsNCj4gPiArCWlmICghZXApDQo+ID4gKwkJcmV0dXJuIC1F TlhJTzsNCj4gPiArDQo+ID4gKwlyZXQgPSB2NGwyX2Z3bm9kZV9lbmRwb2ludF9hbGxvY19wYXJz ZShlcCwgJmJ1c19jZmcpOw0KPiA+ICsJZndub2RlX2hhbmRsZV9wdXQoZXApOw0KPiA+ICsJaWYg KHJldCkNCj4gPiArCQlyZXR1cm4gcmV0Ow0KPiA+ICsNCj4gPiArCWZvciAoaSA9IDA7IGkgPCBB UlJBWV9TSVpFKGxpbmtfZnJlcV9tZW51X2l0ZW1zKTsgaSsrKSB7DQo+ID4gKwkJZm9yIChqID0g MDsgaiA8IGJ1c19jZmcubnJfb2ZfbGlua19mcmVxdWVuY2llczsgaisrKSB7DQo+ID4gKwkJCWlm IChsaW5rX2ZyZXFfbWVudV9pdGVtc1tpXSA9PQ0KPiA+ICsJCQkJYnVzX2NmZy5saW5rX2ZyZXF1 ZW5jaWVzW2pdKSB7DQo+ID4gKwkJCQlvdjAyYTEwLT5mcmVxX2luZGV4ID0gaTsNCj4gPiArCQkJ CWJyZWFrOw0KPiA+ICsJCQl9DQo+ID4gKwkJfQ0KPiA+ICsNCj4gPiArCQlpZiAoaiA9PSBidXNf Y2ZnLm5yX29mX2xpbmtfZnJlcXVlbmNpZXMpIHsNCj4gPiArCQkJZGV2X2VycihkZXYsICJubyBs aW5rIGZyZXF1ZW5jeSAlbGxkIHN1cHBvcnRlZFxuIiwNCj4gPiArCQkJCWxpbmtfZnJlcV9tZW51 X2l0ZW1zW2ldKTsNCj4gPiArCQkJcmV0ID0gLUVJTlZBTDsNCj4gPiArCQkJYnJlYWs7DQo+ID4g KwkJfQ0KPiA+ICsJfQ0KPiA+ICsNCj4gPiArCXY0bDJfZndub2RlX2VuZHBvaW50X2ZyZWUoJmJ1 c19jZmcpOw0KPiA+ICsNCj4gPiArCXJldHVybiByZXQ7DQo+ID4gK30NCj4gDQo+IC4uLg0KPiAN Cj4gPiArCWZ3bm9kZV9wcm9wZXJ0eV9yZWFkX3UzMihkZXZfZndub2RlKGRldiksICJyb3RhdGlv biIsICZyb3RhdGlvbik7DQo+IA0KPiBTYW1lIFEgYXMgcGVyIHByZXZpb3VzIHJldmlld3MuIFdo eSBkZXZpY2UgcHJvcGVydHkgQVBJIGNhbid0IGJlIHVzZWQgaGVyZT8NCj4gDQo+IEFuZCBldmVy eXdoZXJlIGVsc2Ugd2hlbiB5b3UgaGF2ZQ0KPiAJIGZ3bm9kZV9wcm9wZXJ0eV9yZWFkXyooZGV2 X2Z3bm9kZShkZXYpLCAuLi4pDQo+IGNhbGxzLg0KPiANCg0KVGhhbmtzIGZvciB0aGUgcmVtaW5k ZXIuDQonZndub2RlX3Byb3BlcnR5X3JlYWRfdTMyJyBhbmQgJ2Z3bm9kZV9wcm9wZXJ0eV9yZWFk X3UzMl9hcnJheScgd291bGQgYmUNCnJlcGxhY2VkIGluIG5leHQgcmVsZWFzZSBpZiBsb2NhbCB0 ZXN0IHBhc3Nlcy4NCg0K