From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,MIME_BASE64_TEXT,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id BFAB3C433E6 for ; Wed, 13 Jan 2021 07:19:24 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 7BF972313C for ; Wed, 13 Jan 2021 07:19:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726801AbhAMHTQ (ORCPT ); Wed, 13 Jan 2021 02:19:16 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:33868 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726768AbhAMHTP (ORCPT ); Wed, 13 Jan 2021 02:19:15 -0500 X-UUID: 11dfeb5b414845e692c9f1dccb385c43-20210113 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=V2QY4ISr3FU5R+e8pjEwcvT9G7BlJkDWriZVo+1cfW8=; b=au+cPOGxgv494QqrxMGvCMzB5XIih8xmfZlOKKIVEGDIZeqaEVfBMJBBrMFcWjBk8/zA0BHlMZZqwkSO77JdcdyF2mLtvtUy0ZDSvieFsZGlJWo6yj6RIA13SHKna1BATd+QJaYhOw6jp0+70cJWSnSJzYulKICUcVP9GFgmBko=; X-UUID: 11dfeb5b414845e692c9f1dccb385c43-20210113 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1500703524; Wed, 13 Jan 2021 15:18:24 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 13 Jan 2021 15:18:23 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 13 Jan 2021 15:18:23 +0800 Message-ID: <1610522303.5827.2.camel@mtksdaap41> Subject: Re: [PATCH v6 00/22] Mediatek MT8192 clock support From: James Liao To: Weiyi Lu CC: Matthias Brugger , Rob Herring , Stephen Boyd , Nicolas Boichat , srv_heupstream , "linux-kernel@vger.kernel.org" , Project_Global_Chrome_Upstream_Group , "linux-mediatek@lists.infradead.org" , "linux-clk@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" Date: Wed, 13 Jan 2021 15:18:23 +0800 In-Reply-To: <1608642587-15634-1-git-send-email-weiyi.lu@mediatek.com> References: <1608642587-15634-1-git-send-email-weiyi.lu@mediatek.com> Content-Type: text/plain; charset="us-ascii" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org T24gVHVlLCAyMDIwLTEyLTIyIGF0IDIxOjA5ICswODAwLCBXZWl5aSBMdSB3cm90ZToNCj4gVGhp cyBzZXJpZXMgaXMgYmFzZWQgb24gdjUuMTAtcmMxLg0KPiANCj4gY2hhbmdlIHNpbmNlIHY1Og0K PiAtIHJlbW92ZSB1bnVzZWQgY2xvY2tzIGJ5IHJvbGxpbmcgVGluZ2hhbidzIHBhdGNoZXNbMV1b Ml0gaW50byBzZXJpZXMNCj4gWzFdIGh0dHBzOi8vcGF0Y2h3b3JrLmtlcm5lbC5vcmcvcHJvamVj dC9saW51eC1tZWRpYXRlay9saXN0Lz9zZXJpZXM9Mzk4NzgxDQo+IFsyXSBodHRwczovL3BhdGNo d29yay5rZXJuZWwub3JnL3Byb2plY3QvbGludXgtbWVkaWF0ZWsvbGlzdC8/c2VyaWVzPTQwNTE0 Mw0KPiAtIHJlbW92ZSBkdHMgcmVsYXRlZCBwYXRjaGVzIGZyb20gc2VyaWVzDQo+IA0KPiBjaGFu Z2Ugc2luY2UgdjQ6DQo+IC0gbWVyZ2Ugc29tZSBzdWJzeXN0ZW0gaW50byBzYW1lIGRyaXZlcg0K PiAtIGFkZCBhIGdlbmVyaWMgcHJvYmUgZnVuY3Rpb24gdG8gcmVkdWNlIGR1cGxpY2F0ZWQgY29k ZQ0KPiANCj4gY2hhbmdlcyBzaW5jZSB2MzoNCj4gLSBhZGQgY3JpdGljYWwgY2xvY2tzDQo+IC0g c3BsaXQgbGFyZ2UgcGF0Y2hlcyBpbnRvIHNtYWxsIG9uZXMNCj4gDQo+IGNoYW5nZXMgc2luY2Ug djI6DQo+IC0gdXBkYXRlIGFuZCBzcGxpdCBkdC1iaW5kaW5nIGRvY3VtZW50cyBieSBmdW5jdGlv bmFsaXRpZXMNCj4gLSBhZGQgZXJyb3IgY2hlY2tpbmcgaW4gcHJvYmUoKSBmdW5jdGlvbg0KPiAt IGZpeCBpbmNvcnJlY3QgY2xvY2sgcmVsYXRpb24gYW5kIGFkZCBjcml0aWNhbCBjbG9ja3MNCj4g LSB1cGRhdGUgbGljZW5zZSBpZGVudGlmaWVyIGFuZCBtaW5vciBmaXggb2YgY29kaW5nIHN0eWxl DQo+IA0KPiBjaGFuZ2VzIHNpbmNlIHYxOg0KPiAtIGZpeCBhc3ltbWV0cmljYWwgY29udHJvbCBv ZiBQTEwNCj4gLSBoYXZlIGVuX21hc2sgdXNlZCBhcyBkaXZpZGVyIGVuYWJsZSBtYXNrIG9uIGFs bCBNZWRpYVRlayBTb0MNCj4gDQo+IFdlaXlpIEx1ICgyMik6DQo+ICAgZHQtYmluZGluZ3M6IEFS TTogTWVkaWF0ZWs6IEFkZCBuZXcgZG9jdW1lbnQgYmluZGluZ3Mgb2YgaW1wIGkyYw0KPiAgICAg d3JhcHBlciBjb250cm9sbGVyDQo+ICAgZHQtYmluZGluZ3M6IEFSTTogTWVkaWF0ZWs6IEFkZCBu ZXcgZG9jdW1lbnQgYmluZGluZ3Mgb2YgbWRwc3lzDQo+ICAgICBjb250cm9sbGVyDQo+ICAgZHQt YmluZGluZ3M6IEFSTTogTWVkaWF0ZWs6IEFkZCBuZXcgZG9jdW1lbnQgYmluZGluZ3Mgb2YgbXNk Yw0KPiAgICAgY29udHJvbGxlcg0KPiAgIGR0LWJpbmRpbmdzOiBBUk06IE1lZGlhdGVrOiBBZGQg bmV3IGRvY3VtZW50IGJpbmRpbmdzIG9mIHNjcCBhZHNwDQo+ICAgICBjb250cm9sbGVyDQo+ICAg ZHQtYmluZGluZ3M6IEFSTTogTWVkaWF0ZWs6IERvY3VtZW50IGJpbmRpbmdzIG9mIE1UODE5MiBj bG9jaw0KPiAgICAgY29udHJvbGxlcnMNCj4gICBjbGs6IG1lZGlhdGVrOiBBZGQgZHQtYmluZGlu Z3Mgb2YgTVQ4MTkyIGNsb2Nrcw0KPiAgIGNsazogbWVkaWF0ZWs6IEZpeCBhc3ltbWV0cmljYWwg UExMIGVuYWJsZSBhbmQgZGlzYWJsZSBjb250cm9sDQo+ICAgY2xrOiBtZWRpYXRlazogQWRkIGNv bmZpZ3VyYWJsZSBlbmFibGUgY29udHJvbCB0byBtdGtfcGxsX2RhdGENCj4gICBjbGs6IG1lZGlh dGVrOiBBZGQgbXRrX2Nsa19zaW1wbGVfcHJvYmUoKSB0byBzaW1wbGlmeSBjbG9jayBwcm92aWRl cnMNCj4gICBjbGs6IG1lZGlhdGVrOiBBZGQgTVQ4MTkyIGJhc2ljIGNsb2NrcyBzdXBwb3J0DQo+ ICAgY2xrOiBtZWRpYXRlazogQWRkIE1UODE5MiBhdWRpbyBjbG9jayBzdXBwb3J0DQo+ICAgY2xr OiBtZWRpYXRlazogQWRkIE1UODE5MiBjYW1zeXMgY2xvY2sgc3VwcG9ydA0KPiAgIGNsazogbWVk aWF0ZWs6IEFkZCBNVDgxOTIgaW1nc3lzIGNsb2NrIHN1cHBvcnQNCj4gICBjbGs6IG1lZGlhdGVr OiBBZGQgTVQ4MTkyIGltcCBpMmMgd3JhcHBlciBjbG9jayBzdXBwb3J0DQo+ICAgY2xrOiBtZWRp YXRlazogQWRkIE1UODE5MiBpcGVzeXMgY2xvY2sgc3VwcG9ydA0KPiAgIGNsazogbWVkaWF0ZWs6 IEFkZCBNVDgxOTIgbWRwc3lzIGNsb2NrIHN1cHBvcnQNCj4gICBjbGs6IG1lZGlhdGVrOiBBZGQg TVQ4MTkyIG1mZ2NmZyBjbG9jayBzdXBwb3J0DQo+ICAgY2xrOiBtZWRpYXRlazogQWRkIE1UODE5 MiBtbXN5cyBjbG9jayBzdXBwb3J0DQo+ICAgY2xrOiBtZWRpYXRlazogQWRkIE1UODE5MiBtc2Rj IGNsb2NrIHN1cHBvcnQNCj4gICBjbGs6IG1lZGlhdGVrOiBBZGQgTVQ4MTkyIHNjcCBhZHNwIGNs b2NrIHN1cHBvcnQNCj4gICBjbGs6IG1lZGlhdGVrOiBBZGQgTVQ4MTkyIHZkZWNzeXMgY2xvY2sg c3VwcG9ydA0KPiAgIGNsazogbWVkaWF0ZWs6IEFkZCBNVDgxOTIgdmVuY3N5cyBjbG9jayBzdXBw b3J0DQo+IA0KPiAgLi4uL2FybS9tZWRpYXRlay9tZWRpYXRlayxhcG1peGVkc3lzLnR4dCAgICAg IHwgICAgMSArDQo+ICAuLi4vYmluZGluZ3MvYXJtL21lZGlhdGVrL21lZGlhdGVrLGF1ZHN5cy50 eHQgfCAgICAxICsNCj4gIC4uLi9iaW5kaW5ncy9hcm0vbWVkaWF0ZWsvbWVkaWF0ZWssY2Ftc3lz LnR4dCB8ICAgMjIgKw0KPiAgLi4uL2JpbmRpbmdzL2FybS9tZWRpYXRlay9tZWRpYXRlayxpbWdz eXMudHh0IHwgICAgMiArDQo+ICAuLi4vYXJtL21lZGlhdGVrL21lZGlhdGVrLGltcF9paWNfd3Jh cC55YW1sICAgfCAgIDc4ICsNCj4gIC4uLi9hcm0vbWVkaWF0ZWsvbWVkaWF0ZWssaW5mcmFjZmcu dHh0ICAgICAgICB8ICAgIDEgKw0KPiAgLi4uL2JpbmRpbmdzL2FybS9tZWRpYXRlay9tZWRpYXRl ayxpcGVzeXMudHh0IHwgICAgMSArDQo+ICAuLi4vYXJtL21lZGlhdGVrL21lZGlhdGVrLG1kcHN5 cy55YW1sICAgICAgICAgfCAgIDM4ICsNCj4gIC4uLi9iaW5kaW5ncy9hcm0vbWVkaWF0ZWsvbWVk aWF0ZWssbWZnY2ZnLnR4dCB8ICAgIDEgKw0KPiAgLi4uL2JpbmRpbmdzL2FybS9tZWRpYXRlay9t ZWRpYXRlayxtbXN5cy50eHQgIHwgICAgMSArDQo+ICAuLi4vYmluZGluZ3MvYXJtL21lZGlhdGVr L21lZGlhdGVrLG1zZGMueWFtbCAgfCAgIDQ2ICsNCj4gIC4uLi9hcm0vbWVkaWF0ZWsvbWVkaWF0 ZWsscGVyaWNmZy55YW1sICAgICAgICB8ICAgIDEgKw0KPiAgLi4uL2FybS9tZWRpYXRlay9tZWRp YXRlayxzY3AtYWRzcC55YW1sICAgICAgIHwgICAzOCArDQo+ICAuLi4vYXJtL21lZGlhdGVrL21l ZGlhdGVrLHRvcGNrZ2VuLnR4dCAgICAgICAgfCAgICAxICsNCj4gIC4uLi9hcm0vbWVkaWF0ZWsv bWVkaWF0ZWssdmRlY3N5cy50eHQgICAgICAgICB8ICAgIDggKw0KPiAgLi4uL2FybS9tZWRpYXRl ay9tZWRpYXRlayx2ZW5jc3lzLnR4dCAgICAgICAgIHwgICAgMSArDQo+ICBkcml2ZXJzL2Nsay9t ZWRpYXRlay9LY29uZmlnICAgICAgICAgICAgICAgICAgfCAgIDgwICsNCj4gIGRyaXZlcnMvY2xr L21lZGlhdGVrL01ha2VmaWxlICAgICAgICAgICAgICAgICB8ICAgMTMgKw0KPiAgZHJpdmVycy9j bGsvbWVkaWF0ZWsvY2xrLW10ODE5Mi1hdWQuYyAgICAgICAgIHwgIDExOCArKw0KPiAgZHJpdmVy cy9jbGsvbWVkaWF0ZWsvY2xrLW10ODE5Mi1jYW0uYyAgICAgICAgIHwgIDEwNyArKw0KPiAgZHJp dmVycy9jbGsvbWVkaWF0ZWsvY2xrLW10ODE5Mi1pbWcuYyAgICAgICAgIHwgICA3MCArDQo+ICAu Li4vY2xrL21lZGlhdGVrL2Nsay1tdDgxOTItaW1wX2lpY193cmFwLmMgICAgfCAgMTE5ICsrDQo+ ICBkcml2ZXJzL2Nsay9tZWRpYXRlay9jbGstbXQ4MTkyLWlwZS5jICAgICAgICAgfCAgIDU3ICsN Cj4gIGRyaXZlcnMvY2xrL21lZGlhdGVrL2Nsay1tdDgxOTItbWRwLmMgICAgICAgICB8ICAgODIg Kw0KPiAgZHJpdmVycy9jbGsvbWVkaWF0ZWsvY2xrLW10ODE5Mi1tZmcuYyAgICAgICAgIHwgICA1 MCArDQo+ICBkcml2ZXJzL2Nsay9tZWRpYXRlay9jbGstbXQ4MTkyLW1tLmMgICAgICAgICAgfCAg MTA4ICsrDQo+ICBkcml2ZXJzL2Nsay9tZWRpYXRlay9jbGstbXQ4MTkyLW1zZGMuYyAgICAgICAg fCAgIDg1ICsrDQo+ICBkcml2ZXJzL2Nsay9tZWRpYXRlay9jbGstbXQ4MTkyLXNjcF9hZHNwLmMg ICAgfCAgIDUwICsNCj4gIGRyaXZlcnMvY2xrL21lZGlhdGVrL2Nsay1tdDgxOTItdmRlYy5jICAg ICAgICB8ICAgOTQgKysNCj4gIGRyaXZlcnMvY2xrL21lZGlhdGVrL2Nsay1tdDgxOTItdmVuYy5j ICAgICAgICB8ICAgNTMgKw0KPiAgZHJpdmVycy9jbGsvbWVkaWF0ZWsvY2xrLW10ODE5Mi5jICAg ICAgICAgICAgIHwgMTMyNiArKysrKysrKysrKysrKysrKw0KPiAgZHJpdmVycy9jbGsvbWVkaWF0 ZWsvY2xrLW10ay5jICAgICAgICAgICAgICAgIHwgICAyMyArDQo+ICBkcml2ZXJzL2Nsay9tZWRp YXRlay9jbGstbXRrLmggICAgICAgICAgICAgICAgfCAgIDEwICsNCj4gIGRyaXZlcnMvY2xrL21l ZGlhdGVrL2Nsay1tdXguaCAgICAgICAgICAgICAgICB8ICAgMTUgKw0KPiAgZHJpdmVycy9jbGsv bWVkaWF0ZWsvY2xrLXBsbC5jICAgICAgICAgICAgICAgIHwgICAzMSArLQ0KPiAgaW5jbHVkZS9k dC1iaW5kaW5ncy9jbG9jay9tdDgxOTItY2xrLmggICAgICAgIHwgIDU4NSArKysrKysrKw0KPiAg MzYgZmlsZXMgY2hhbmdlZCwgMzMxMCBpbnNlcnRpb25zKCspLCA3IGRlbGV0aW9ucygtKQ0KPiAg Y3JlYXRlIG1vZGUgMTAwNjQ0IERvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9hcm0v bWVkaWF0ZWsvbWVkaWF0ZWssaW1wX2lpY193cmFwLnlhbWwNCj4gIGNyZWF0ZSBtb2RlIDEwMDY0 NCBEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvYXJtL21lZGlhdGVrL21lZGlhdGVr LG1kcHN5cy55YW1sDQo+ICBjcmVhdGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0 cmVlL2JpbmRpbmdzL2FybS9tZWRpYXRlay9tZWRpYXRlayxtc2RjLnlhbWwNCj4gIGNyZWF0ZSBt b2RlIDEwMDY0NCBEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvYXJtL21lZGlhdGVr L21lZGlhdGVrLHNjcC1hZHNwLnlhbWwNCj4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2Ns ay9tZWRpYXRlay9jbGstbXQ4MTkyLWF1ZC5jDQo+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVy cy9jbGsvbWVkaWF0ZWsvY2xrLW10ODE5Mi1jYW0uYw0KPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRy aXZlcnMvY2xrL21lZGlhdGVrL2Nsay1tdDgxOTItaW1nLmMNCj4gIGNyZWF0ZSBtb2RlIDEwMDY0 NCBkcml2ZXJzL2Nsay9tZWRpYXRlay9jbGstbXQ4MTkyLWltcF9paWNfd3JhcC5jDQo+ICBjcmVh dGUgbW9kZSAxMDA2NDQgZHJpdmVycy9jbGsvbWVkaWF0ZWsvY2xrLW10ODE5Mi1pcGUuYw0KPiAg Y3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvY2xrL21lZGlhdGVrL2Nsay1tdDgxOTItbWRwLmMN Cj4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2Nsay9tZWRpYXRlay9jbGstbXQ4MTkyLW1m Zy5jDQo+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9jbGsvbWVkaWF0ZWsvY2xrLW10ODE5 Mi1tbS5jDQo+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9jbGsvbWVkaWF0ZWsvY2xrLW10 ODE5Mi1tc2RjLmMNCj4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2Nsay9tZWRpYXRlay9j bGstbXQ4MTkyLXNjcF9hZHNwLmMNCj4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2Nsay9t ZWRpYXRlay9jbGstbXQ4MTkyLXZkZWMuYw0KPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMv Y2xrL21lZGlhdGVrL2Nsay1tdDgxOTItdmVuYy5jDQo+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJp dmVycy9jbGsvbWVkaWF0ZWsvY2xrLW10ODE5Mi5jDQo+ICBjcmVhdGUgbW9kZSAxMDA2NDQgaW5j bHVkZS9kdC1iaW5kaW5ncy9jbG9jay9tdDgxOTItY2xrLmgNCj4gX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX18NCj4gTGludXgtbWVkaWF0ZWsgbWFpbGluZyBs aXN0DQo+IExpbnV4LW1lZGlhdGVrQGxpc3RzLmluZnJhZGVhZC5vcmcNCj4gaHR0cDovL2xpc3Rz LmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1tZWRpYXRlaw0KDQpBbGwgcGF0 Y2hlcyBpbiB0aGlzIHNlcmllczoNCg0KUmV2aWV3ZWQtYnk6IEphbWVzIExpYW8gPGphbWVzamou bGlhb0BtZWRpYXRlay5jb20+DQoNCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CAF95C433E0 for ; Wed, 13 Jan 2021 07:28:50 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5EF6923139 for ; Wed, 13 Jan 2021 07:28:50 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5EF6923139 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=h+gCLKcPP7vf5UmkEohyJ9gLT1YtZmv5U3raxW611I4=; b=qBjeWBAaJ884azetfJxoquq+D l8MNENmH5hH07+kTQ/GlS7PJ83uaqXIWw8Jy+JcszznJyeymwzh0eFZ8fXQOeT2WF+/nzTdAoz/gS Arj1G6/4uI7oEgRaLITZ2MSV9FGJicwQI+IUMc2P5HNikfBYZJdHMaFKoou0WguBPDixJdeP1Ii2K /6UcyHwK/YGas/jQACtmv8WLDZ+OkQpjCrzNwiutTwYj6y2gbVsRjPpxCiJdsebkZ7mhgeuyLD6Fn H2ZJ/63JVXvnPzyeL+unPkOqnQGdlcNOB78L9yaBpmPtoL4NmIHLReOKyWmVMUpm4KwXVtIdtVN70 Y849e5wjg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kzaa5-0006QB-U9; Wed, 13 Jan 2021 07:28:37 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kzaa2-0006Om-AO; Wed, 13 Jan 2021 07:28:35 +0000 X-UUID: d9151e5d5b564d89a9a395a31a88e439-20210112 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=V2QY4ISr3FU5R+e8pjEwcvT9G7BlJkDWriZVo+1cfW8=; b=au+cPOGxgv494QqrxMGvCMzB5XIih8xmfZlOKKIVEGDIZeqaEVfBMJBBrMFcWjBk8/zA0BHlMZZqwkSO77JdcdyF2mLtvtUy0ZDSvieFsZGlJWo6yj6RIA13SHKna1BATd+QJaYhOw6jp0+70cJWSnSJzYulKICUcVP9GFgmBko=; X-UUID: d9151e5d5b564d89a9a395a31a88e439-20210112 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 836134420; Tue, 12 Jan 2021 23:28:28 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 12 Jan 2021 23:18:25 -0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 13 Jan 2021 15:18:23 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 13 Jan 2021 15:18:23 +0800 Message-ID: <1610522303.5827.2.camel@mtksdaap41> Subject: Re: [PATCH v6 00/22] Mediatek MT8192 clock support From: James Liao To: Weiyi Lu Date: Wed, 13 Jan 2021 15:18:23 +0800 In-Reply-To: <1608642587-15634-1-git-send-email-weiyi.lu@mediatek.com> References: <1608642587-15634-1-git-send-email-weiyi.lu@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210113_022834_645273_25685083 X-CRM114-Status: GOOD ( 19.32 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Rob Herring , Nicolas Boichat , srv_heupstream , Stephen Boyd , "linux-kernel@vger.kernel.org" , Project_Global_Chrome_Upstream_Group , "linux-mediatek@lists.infradead.org" , Matthias Brugger , "linux-clk@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org On Tue, 2020-12-22 at 21:09 +0800, Weiyi Lu wrote: > This series is based on v5.10-rc1. > > change since v5: > - remove unused clocks by rolling Tinghan's patches[1][2] into series > [1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=398781 > [2] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405143 > - remove dts related patches from series > > change since v4: > - merge some subsystem into same driver > - add a generic probe function to reduce duplicated code > > changes since v3: > - add critical clocks > - split large patches into small ones > > changes since v2: > - update and split dt-binding documents by functionalities > - add error checking in probe() function > - fix incorrect clock relation and add critical clocks > - update license identifier and minor fix of coding style > > changes since v1: > - fix asymmetrical control of PLL > - have en_mask used as divider enable mask on all MediaTek SoC > > Weiyi Lu (22): > dt-bindings: ARM: Mediatek: Add new document bindings of imp i2c > wrapper controller > dt-bindings: ARM: Mediatek: Add new document bindings of mdpsys > controller > dt-bindings: ARM: Mediatek: Add new document bindings of msdc > controller > dt-bindings: ARM: Mediatek: Add new document bindings of scp adsp > controller > dt-bindings: ARM: Mediatek: Document bindings of MT8192 clock > controllers > clk: mediatek: Add dt-bindings of MT8192 clocks > clk: mediatek: Fix asymmetrical PLL enable and disable control > clk: mediatek: Add configurable enable control to mtk_pll_data > clk: mediatek: Add mtk_clk_simple_probe() to simplify clock providers > clk: mediatek: Add MT8192 basic clocks support > clk: mediatek: Add MT8192 audio clock support > clk: mediatek: Add MT8192 camsys clock support > clk: mediatek: Add MT8192 imgsys clock support > clk: mediatek: Add MT8192 imp i2c wrapper clock support > clk: mediatek: Add MT8192 ipesys clock support > clk: mediatek: Add MT8192 mdpsys clock support > clk: mediatek: Add MT8192 mfgcfg clock support > clk: mediatek: Add MT8192 mmsys clock support > clk: mediatek: Add MT8192 msdc clock support > clk: mediatek: Add MT8192 scp adsp clock support > clk: mediatek: Add MT8192 vdecsys clock support > clk: mediatek: Add MT8192 vencsys clock support > > .../arm/mediatek/mediatek,apmixedsys.txt | 1 + > .../bindings/arm/mediatek/mediatek,audsys.txt | 1 + > .../bindings/arm/mediatek/mediatek,camsys.txt | 22 + > .../bindings/arm/mediatek/mediatek,imgsys.txt | 2 + > .../arm/mediatek/mediatek,imp_iic_wrap.yaml | 78 + > .../arm/mediatek/mediatek,infracfg.txt | 1 + > .../bindings/arm/mediatek/mediatek,ipesys.txt | 1 + > .../arm/mediatek/mediatek,mdpsys.yaml | 38 + > .../bindings/arm/mediatek/mediatek,mfgcfg.txt | 1 + > .../bindings/arm/mediatek/mediatek,mmsys.txt | 1 + > .../bindings/arm/mediatek/mediatek,msdc.yaml | 46 + > .../arm/mediatek/mediatek,pericfg.yaml | 1 + > .../arm/mediatek/mediatek,scp-adsp.yaml | 38 + > .../arm/mediatek/mediatek,topckgen.txt | 1 + > .../arm/mediatek/mediatek,vdecsys.txt | 8 + > .../arm/mediatek/mediatek,vencsys.txt | 1 + > drivers/clk/mediatek/Kconfig | 80 + > drivers/clk/mediatek/Makefile | 13 + > drivers/clk/mediatek/clk-mt8192-aud.c | 118 ++ > drivers/clk/mediatek/clk-mt8192-cam.c | 107 ++ > drivers/clk/mediatek/clk-mt8192-img.c | 70 + > .../clk/mediatek/clk-mt8192-imp_iic_wrap.c | 119 ++ > drivers/clk/mediatek/clk-mt8192-ipe.c | 57 + > drivers/clk/mediatek/clk-mt8192-mdp.c | 82 + > drivers/clk/mediatek/clk-mt8192-mfg.c | 50 + > drivers/clk/mediatek/clk-mt8192-mm.c | 108 ++ > drivers/clk/mediatek/clk-mt8192-msdc.c | 85 ++ > drivers/clk/mediatek/clk-mt8192-scp_adsp.c | 50 + > drivers/clk/mediatek/clk-mt8192-vdec.c | 94 ++ > drivers/clk/mediatek/clk-mt8192-venc.c | 53 + > drivers/clk/mediatek/clk-mt8192.c | 1326 +++++++++++++++++ > drivers/clk/mediatek/clk-mtk.c | 23 + > drivers/clk/mediatek/clk-mtk.h | 10 + > drivers/clk/mediatek/clk-mux.h | 15 + > drivers/clk/mediatek/clk-pll.c | 31 +- > include/dt-bindings/clock/mt8192-clk.h | 585 ++++++++ > 36 files changed, 3310 insertions(+), 7 deletions(-) > create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,imp_iic_wrap.yaml > create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mdpsys.yaml > create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,msdc.yaml > create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,scp-adsp.yaml > create mode 100644 drivers/clk/mediatek/clk-mt8192-aud.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-cam.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-img.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-imp_iic_wrap.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-ipe.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-mdp.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-mfg.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-mm.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-msdc.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-scp_adsp.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-vdec.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-venc.c > create mode 100644 drivers/clk/mediatek/clk-mt8192.c > create mode 100644 include/dt-bindings/clock/mt8192-clk.h > _______________________________________________ > Linux-mediatek mailing list > Linux-mediatek@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-mediatek All patches in this series: Reviewed-by: James Liao _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4F1F8C433E0 for ; Wed, 13 Jan 2021 07:30:32 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C2D0B23139 for ; Wed, 13 Jan 2021 07:30:31 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C2D0B23139 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=DKqfMBGKAw38J7kC+Wr6g7ys6qW/2zPtT6Ugi0EzQ9U=; b=ydV5WWef3rDbHYWMrfv9Kgmgw gh8+Stlf7/mdEXqA9l/F/q3zmK7FA7CKix+mLBQgb40EPtOOMTWZk1AYq15kQvYAUMAGnP1p8REmX 7aO3nnzyeniZVHXQ5jXIboyUxa+2ZFIADV6OumkumNTb8Cp735X9cWTFh2P/euRkZ55WKs8FON1mj Xdt/vYHBi5sHI/6sQur5CHaVDSn/f59dkw8j3QkS3CV6xMjhV5CAByPuY81lWnQpj34lCURBqa+9h 6ZK7JMzuAB3NLg8hAOfbg+iOem+ld6lXVsU4bWMklRBEUyx0rKtqfisYqwzjKQnuWSFS5owfr2j/4 lNXth5RDw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kzaa7-0006Qa-8t; Wed, 13 Jan 2021 07:28:39 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kzaa2-0006Om-AO; Wed, 13 Jan 2021 07:28:35 +0000 X-UUID: d9151e5d5b564d89a9a395a31a88e439-20210112 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=V2QY4ISr3FU5R+e8pjEwcvT9G7BlJkDWriZVo+1cfW8=; b=au+cPOGxgv494QqrxMGvCMzB5XIih8xmfZlOKKIVEGDIZeqaEVfBMJBBrMFcWjBk8/zA0BHlMZZqwkSO77JdcdyF2mLtvtUy0ZDSvieFsZGlJWo6yj6RIA13SHKna1BATd+QJaYhOw6jp0+70cJWSnSJzYulKICUcVP9GFgmBko=; X-UUID: d9151e5d5b564d89a9a395a31a88e439-20210112 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 836134420; Tue, 12 Jan 2021 23:28:28 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 12 Jan 2021 23:18:25 -0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 13 Jan 2021 15:18:23 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 13 Jan 2021 15:18:23 +0800 Message-ID: <1610522303.5827.2.camel@mtksdaap41> Subject: Re: [PATCH v6 00/22] Mediatek MT8192 clock support From: James Liao To: Weiyi Lu Date: Wed, 13 Jan 2021 15:18:23 +0800 In-Reply-To: <1608642587-15634-1-git-send-email-weiyi.lu@mediatek.com> References: <1608642587-15634-1-git-send-email-weiyi.lu@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210113_022834_645273_25685083 X-CRM114-Status: GOOD ( 19.32 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Nicolas Boichat , srv_heupstream , Stephen Boyd , "linux-kernel@vger.kernel.org" , Project_Global_Chrome_Upstream_Group , "linux-mediatek@lists.infradead.org" , Matthias Brugger , "linux-clk@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Tue, 2020-12-22 at 21:09 +0800, Weiyi Lu wrote: > This series is based on v5.10-rc1. > > change since v5: > - remove unused clocks by rolling Tinghan's patches[1][2] into series > [1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=398781 > [2] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405143 > - remove dts related patches from series > > change since v4: > - merge some subsystem into same driver > - add a generic probe function to reduce duplicated code > > changes since v3: > - add critical clocks > - split large patches into small ones > > changes since v2: > - update and split dt-binding documents by functionalities > - add error checking in probe() function > - fix incorrect clock relation and add critical clocks > - update license identifier and minor fix of coding style > > changes since v1: > - fix asymmetrical control of PLL > - have en_mask used as divider enable mask on all MediaTek SoC > > Weiyi Lu (22): > dt-bindings: ARM: Mediatek: Add new document bindings of imp i2c > wrapper controller > dt-bindings: ARM: Mediatek: Add new document bindings of mdpsys > controller > dt-bindings: ARM: Mediatek: Add new document bindings of msdc > controller > dt-bindings: ARM: Mediatek: Add new document bindings of scp adsp > controller > dt-bindings: ARM: Mediatek: Document bindings of MT8192 clock > controllers > clk: mediatek: Add dt-bindings of MT8192 clocks > clk: mediatek: Fix asymmetrical PLL enable and disable control > clk: mediatek: Add configurable enable control to mtk_pll_data > clk: mediatek: Add mtk_clk_simple_probe() to simplify clock providers > clk: mediatek: Add MT8192 basic clocks support > clk: mediatek: Add MT8192 audio clock support > clk: mediatek: Add MT8192 camsys clock support > clk: mediatek: Add MT8192 imgsys clock support > clk: mediatek: Add MT8192 imp i2c wrapper clock support > clk: mediatek: Add MT8192 ipesys clock support > clk: mediatek: Add MT8192 mdpsys clock support > clk: mediatek: Add MT8192 mfgcfg clock support > clk: mediatek: Add MT8192 mmsys clock support > clk: mediatek: Add MT8192 msdc clock support > clk: mediatek: Add MT8192 scp adsp clock support > clk: mediatek: Add MT8192 vdecsys clock support > clk: mediatek: Add MT8192 vencsys clock support > > .../arm/mediatek/mediatek,apmixedsys.txt | 1 + > .../bindings/arm/mediatek/mediatek,audsys.txt | 1 + > .../bindings/arm/mediatek/mediatek,camsys.txt | 22 + > .../bindings/arm/mediatek/mediatek,imgsys.txt | 2 + > .../arm/mediatek/mediatek,imp_iic_wrap.yaml | 78 + > .../arm/mediatek/mediatek,infracfg.txt | 1 + > .../bindings/arm/mediatek/mediatek,ipesys.txt | 1 + > .../arm/mediatek/mediatek,mdpsys.yaml | 38 + > .../bindings/arm/mediatek/mediatek,mfgcfg.txt | 1 + > .../bindings/arm/mediatek/mediatek,mmsys.txt | 1 + > .../bindings/arm/mediatek/mediatek,msdc.yaml | 46 + > .../arm/mediatek/mediatek,pericfg.yaml | 1 + > .../arm/mediatek/mediatek,scp-adsp.yaml | 38 + > .../arm/mediatek/mediatek,topckgen.txt | 1 + > .../arm/mediatek/mediatek,vdecsys.txt | 8 + > .../arm/mediatek/mediatek,vencsys.txt | 1 + > drivers/clk/mediatek/Kconfig | 80 + > drivers/clk/mediatek/Makefile | 13 + > drivers/clk/mediatek/clk-mt8192-aud.c | 118 ++ > drivers/clk/mediatek/clk-mt8192-cam.c | 107 ++ > drivers/clk/mediatek/clk-mt8192-img.c | 70 + > .../clk/mediatek/clk-mt8192-imp_iic_wrap.c | 119 ++ > drivers/clk/mediatek/clk-mt8192-ipe.c | 57 + > drivers/clk/mediatek/clk-mt8192-mdp.c | 82 + > drivers/clk/mediatek/clk-mt8192-mfg.c | 50 + > drivers/clk/mediatek/clk-mt8192-mm.c | 108 ++ > drivers/clk/mediatek/clk-mt8192-msdc.c | 85 ++ > drivers/clk/mediatek/clk-mt8192-scp_adsp.c | 50 + > drivers/clk/mediatek/clk-mt8192-vdec.c | 94 ++ > drivers/clk/mediatek/clk-mt8192-venc.c | 53 + > drivers/clk/mediatek/clk-mt8192.c | 1326 +++++++++++++++++ > drivers/clk/mediatek/clk-mtk.c | 23 + > drivers/clk/mediatek/clk-mtk.h | 10 + > drivers/clk/mediatek/clk-mux.h | 15 + > drivers/clk/mediatek/clk-pll.c | 31 +- > include/dt-bindings/clock/mt8192-clk.h | 585 ++++++++ > 36 files changed, 3310 insertions(+), 7 deletions(-) > create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,imp_iic_wrap.yaml > create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mdpsys.yaml > create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,msdc.yaml > create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,scp-adsp.yaml > create mode 100644 drivers/clk/mediatek/clk-mt8192-aud.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-cam.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-img.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-imp_iic_wrap.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-ipe.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-mdp.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-mfg.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-mm.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-msdc.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-scp_adsp.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-vdec.c > create mode 100644 drivers/clk/mediatek/clk-mt8192-venc.c > create mode 100644 drivers/clk/mediatek/clk-mt8192.c > create mode 100644 include/dt-bindings/clock/mt8192-clk.h > _______________________________________________ > Linux-mediatek mailing list > Linux-mediatek@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-mediatek All patches in this series: Reviewed-by: James Liao _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel