From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 52899C433E0 for ; Tue, 26 Jan 2021 08:43:18 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id F0BCE2065C for ; Tue, 26 Jan 2021 08:43:17 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org F0BCE2065C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=EUrRcbgg9Shv8RofSIfuOTZ0vc9tyFo+eGZS58xU4z0=; b=rHD1dT9CFbwuuGRqCNXluOzaW fhCpFOgaoCEPTAlL+Bc4ifhbkbNxMAX7LEAxLoJTBZkN+0FyohmkZOTemOolNlDFZN4+kpWtx3Ni6 PFJN0P61VE0Zvuq8IfuhXudUT0mZQ/7h7Ll5FT2E5dSYR67O0u2dXcRecsPymchSBPXnrdti3U5b0 RcksHGMsAJmtaWi1xqoDkR6kR8VMPLbnSbT9wpe5qryvi1MVSvW84bAgSDxHzB+xBDz4pse5XjOZD +bn+XOqpYflGlmSfVNCWb9+78uErQb8i1miY6OpJbv9G5HbgyJqhNdypc3enlkbSboing8dVgTRdG ddbik3jUg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l4JwF-0005aQ-6R; Tue, 26 Jan 2021 08:43:03 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l4JwC-0005ZK-TQ; Tue, 26 Jan 2021 08:43:02 +0000 X-UUID: a90e2a42ab0540f384d9883e256b9fd6-20210126 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=tJRuibJ5nSMt6+UeA1JSUOts5aZi1p5DyUbbivXQ214=; b=sWJXEbzpo3VIrrUcAtKWlDy130jCZ0pFslJmYMEqnTHa7yS3jJl/zkVLLGavlgPeXA4MsEHOJmQiOoonp8KqaNMIzhCOQGvtVfHdDpwsh78DJTegPwUDwpzRze/g1Ck6liATKZeHDLEG/abvQcZOzSxgCg6TuKf9lF/jyl4abO0=; X-UUID: a90e2a42ab0540f384d9883e256b9fd6-20210126 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1703731778; Tue, 26 Jan 2021 00:42:53 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 00:42:51 -0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 16:42:50 +0800 Received: from [172.21.77.4] (172.21.77.4) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 26 Jan 2021 16:42:50 +0800 Message-ID: <1611650570.20687.1.camel@mtksdaap41> Subject: Re: [PATCH 1/3] dt-bindings: media: mtk-vcodec: Separating mtk vcodec encoder node From: Tiffany Lin To: Irui Wang Date: Tue, 26 Jan 2021 16:42:50 +0800 In-Reply-To: <20210121061804.26423-1-irui.wang@mediatek.com> References: <20210121061804.26423-1-irui.wang@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210126_034301_087472_E0519251 X-CRM114-Status: GOOD ( 18.81 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew-CT Chen , Maoguang Meng , srv_heupstream@mediatek.com, Alexandre Courbot , Tomasz Figa , Yunfei Dong , Longfei Wang , linux-kernel@vger.kernel.org, Matthias Brugger , devicetree@vger.kernel.org, Rob Herring , linux-mediatek@lists.infradead.org, Hsin-Yi Wang , Hans Verkuil , Mauro Carvalho Chehab , linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org On Thu, 2021-01-21 at 14:18 +0800, Irui Wang wrote: > Updates binding document since the avc and vp8 hardware encoder in > MT8173 are now separated. Separate "mediatek,mt8173-vcodec-enc" to > "mediatek,mt8173-vcodec-vp8-enc" and "mediatek,mt8173-vcodec-avc-enc". > > Signed-off-by: Hsin-Yi Wang > Signed-off-by: Maoguang Meng > Signed-off-by: Irui Wang > Acked-by: Tiffany Lin > --- > .../bindings/media/mediatek-vcodec.txt | 58 ++++++++++--------- > 1 file changed, 31 insertions(+), 27 deletions(-) > > diff --git a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt b/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > index 8217424fd4bd..f85276e629bf 100644 > --- a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > +++ b/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > @@ -4,7 +4,9 @@ Mediatek Video Codec is the video codec hw present in Mediatek SoCs which > supports high resolution encoding and decoding functionalities. > > Required properties: > -- compatible : "mediatek,mt8173-vcodec-enc" for MT8173 encoder > +- compatible : must be one of the following string: > + "mediatek,mt8173-vcodec-vp8-enc" for mt8173 vp8 encoder. > + "mediatek,mt8173-vcodec-avc-enc" for mt8173 avc encoder. > "mediatek,mt8183-vcodec-enc" for MT8183 encoder. > "mediatek,mt8173-vcodec-dec" for MT8173 decoder. > - reg : Physical base address of the video codec registers and length of > @@ -13,10 +15,11 @@ Required properties: > - mediatek,larb : must contain the local arbiters in the current Socs. > - clocks : list of clock specifiers, corresponding to entries in > the clock-names property. > -- clock-names: encoder must contain "venc_sel_src", "venc_sel",, > - "venc_lt_sel_src", "venc_lt_sel", decoder must contain "vcodecpll", > - "univpll_d2", "clk_cci400_sel", "vdec_sel", "vdecpll", "vencpll", > - "venc_lt_sel", "vdec_bus_clk_src". > +- clock-names: > + avc venc must contain "venc_sel"; > + vp8 venc must contain "venc_lt_sel"; > + decoder must contain "vcodecpll", "univpll_d2", "clk_cci400_sel", > + "vdec_sel", "vdecpll", "vencpll", "venc_lt_sel", "vdec_bus_clk_src". > - iommus : should point to the respective IOMMU block with master port as > argument, see Documentation/devicetree/bindings/iommu/mediatek,iommu.txt > for details. > @@ -80,14 +83,10 @@ vcodec_dec: vcodec@16000000 { > assigned-clock-rates = <0>, <0>, <0>, <1482000000>, <800000000>; > }; > > - vcodec_enc: vcodec@18002000 { > - compatible = "mediatek,mt8173-vcodec-enc"; > - reg = <0 0x18002000 0 0x1000>, /*VENC_SYS*/ > - <0 0x19002000 0 0x1000>; /*VENC_LT_SYS*/ > - interrupts = , > - ; > - mediatek,larb = <&larb3>, > - <&larb5>; > +vcodec_enc: vcodec@18002000 { > + compatible = "mediatek,mt8173-vcodec-avc-enc"; > + reg = <0 0x18002000 0 0x1000>; > + interrupts = ; > iommus = <&iommu M4U_PORT_VENC_RCPU>, > <&iommu M4U_PORT_VENC_REC>, > <&iommu M4U_PORT_VENC_BSDMA>, > @@ -98,8 +97,20 @@ vcodec_dec: vcodec@16000000 { > <&iommu M4U_PORT_VENC_REF_LUMA>, > <&iommu M4U_PORT_VENC_REF_CHROMA>, > <&iommu M4U_PORT_VENC_NBM_RDMA>, > - <&iommu M4U_PORT_VENC_NBM_WDMA>, > - <&iommu M4U_PORT_VENC_RCPU_SET2>, > + <&iommu M4U_PORT_VENC_NBM_WDMA>; > + mediatek,larb = <&larb3>; > + mediatek,vpu = <&vpu>; > + clocks = <&topckgen CLK_TOP_VENC_SEL>; > + clock-names = "venc_sel"; > + assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > + }; > + > +vcodec_enc_lt: vcodec@19002000 { > + compatible = "mediatek,mt8173-vcodec-vp8-enc"; > + reg = <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > + interrupts = ; > + iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > <&iommu M4U_PORT_VENC_BSDMA_SET2>, > <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > @@ -108,17 +119,10 @@ vcodec_dec: vcodec@16000000 { > <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > + mediatek,larb = <&larb5>; > mediatek,vpu = <&vpu>; > - clocks = <&topckgen CLK_TOP_VENCPLL_D2>, > - <&topckgen CLK_TOP_VENC_SEL>, > - <&topckgen CLK_TOP_UNIVPLL1_D2>, > - <&topckgen CLK_TOP_VENC_LT_SEL>; > - clock-names = "venc_sel_src", > - "venc_sel", > - "venc_lt_sel_src", > - "venc_lt_sel"; > - assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>, > - <&topckgen CLK_TOP_VENC_LT_SEL>; > - assigned-clock-parents = <&topckgen CLK_TOP_VENCPLL_D2>, > - <&topckgen CLK_TOP_UNIVPLL1_D2>; > + clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > + clock-names = "venc_lt_sel"; > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>; > }; _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 36C24C433E0 for ; Tue, 26 Jan 2021 08:44:26 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id CA979206F6 for ; Tue, 26 Jan 2021 08:44:25 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org CA979206F6 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=xx5EXpvkkacGMWTt2DJWocvCFd2NAHW/vD9uBi9Corc=; b=coc4JoxYDy9ShP7yCqsmhAs8N AzBEdRTUDEvwavYCXaP/ezJJeQfx1pwiLWAau8aKL2GCap/WjeW5SAwje+iU+DcYxv9mLgtW3wqsY U0myTus+L9u3RX8Rk6SMbuhl0EZOwDk3lT7446w6uiuGj1LOyaE+LqeUcPfYOxG2k48zSTLTkkqOt 0ohpCo/WLI63GUfyiwDLBzUFKKqUTYiW1lGDPn0MMaOkteAjPcjwfX5AZ7aqjXu6j0TXGiheCXTKG +D8i6rWFl9llgSYyTh7eudeMwDxd0xWSuZJe4pXYFkeBC1pa3wKFlrCd5T5oxVCX3JEv1EkpsA0Hq z1lMvKkpw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l4JwG-0005aZ-CR; Tue, 26 Jan 2021 08:43:04 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l4JwC-0005ZK-TQ; Tue, 26 Jan 2021 08:43:02 +0000 X-UUID: a90e2a42ab0540f384d9883e256b9fd6-20210126 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=tJRuibJ5nSMt6+UeA1JSUOts5aZi1p5DyUbbivXQ214=; b=sWJXEbzpo3VIrrUcAtKWlDy130jCZ0pFslJmYMEqnTHa7yS3jJl/zkVLLGavlgPeXA4MsEHOJmQiOoonp8KqaNMIzhCOQGvtVfHdDpwsh78DJTegPwUDwpzRze/g1Ck6liATKZeHDLEG/abvQcZOzSxgCg6TuKf9lF/jyl4abO0=; X-UUID: a90e2a42ab0540f384d9883e256b9fd6-20210126 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1703731778; Tue, 26 Jan 2021 00:42:53 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 00:42:51 -0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 16:42:50 +0800 Received: from [172.21.77.4] (172.21.77.4) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 26 Jan 2021 16:42:50 +0800 Message-ID: <1611650570.20687.1.camel@mtksdaap41> Subject: Re: [PATCH 1/3] dt-bindings: media: mtk-vcodec: Separating mtk vcodec encoder node From: Tiffany Lin To: Irui Wang Date: Tue, 26 Jan 2021 16:42:50 +0800 In-Reply-To: <20210121061804.26423-1-irui.wang@mediatek.com> References: <20210121061804.26423-1-irui.wang@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210126_034301_087472_E0519251 X-CRM114-Status: GOOD ( 18.81 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew-CT Chen , Maoguang Meng , srv_heupstream@mediatek.com, Alexandre Courbot , Tomasz Figa , Yunfei Dong , Longfei Wang , linux-kernel@vger.kernel.org, Matthias Brugger , devicetree@vger.kernel.org, Rob Herring , linux-mediatek@lists.infradead.org, Hsin-Yi Wang , Hans Verkuil , Mauro Carvalho Chehab , linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Thu, 2021-01-21 at 14:18 +0800, Irui Wang wrote: > Updates binding document since the avc and vp8 hardware encoder in > MT8173 are now separated. Separate "mediatek,mt8173-vcodec-enc" to > "mediatek,mt8173-vcodec-vp8-enc" and "mediatek,mt8173-vcodec-avc-enc". > > Signed-off-by: Hsin-Yi Wang > Signed-off-by: Maoguang Meng > Signed-off-by: Irui Wang > Acked-by: Tiffany Lin > --- > .../bindings/media/mediatek-vcodec.txt | 58 ++++++++++--------- > 1 file changed, 31 insertions(+), 27 deletions(-) > > diff --git a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt b/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > index 8217424fd4bd..f85276e629bf 100644 > --- a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > +++ b/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > @@ -4,7 +4,9 @@ Mediatek Video Codec is the video codec hw present in Mediatek SoCs which > supports high resolution encoding and decoding functionalities. > > Required properties: > -- compatible : "mediatek,mt8173-vcodec-enc" for MT8173 encoder > +- compatible : must be one of the following string: > + "mediatek,mt8173-vcodec-vp8-enc" for mt8173 vp8 encoder. > + "mediatek,mt8173-vcodec-avc-enc" for mt8173 avc encoder. > "mediatek,mt8183-vcodec-enc" for MT8183 encoder. > "mediatek,mt8173-vcodec-dec" for MT8173 decoder. > - reg : Physical base address of the video codec registers and length of > @@ -13,10 +15,11 @@ Required properties: > - mediatek,larb : must contain the local arbiters in the current Socs. > - clocks : list of clock specifiers, corresponding to entries in > the clock-names property. > -- clock-names: encoder must contain "venc_sel_src", "venc_sel",, > - "venc_lt_sel_src", "venc_lt_sel", decoder must contain "vcodecpll", > - "univpll_d2", "clk_cci400_sel", "vdec_sel", "vdecpll", "vencpll", > - "venc_lt_sel", "vdec_bus_clk_src". > +- clock-names: > + avc venc must contain "venc_sel"; > + vp8 venc must contain "venc_lt_sel"; > + decoder must contain "vcodecpll", "univpll_d2", "clk_cci400_sel", > + "vdec_sel", "vdecpll", "vencpll", "venc_lt_sel", "vdec_bus_clk_src". > - iommus : should point to the respective IOMMU block with master port as > argument, see Documentation/devicetree/bindings/iommu/mediatek,iommu.txt > for details. > @@ -80,14 +83,10 @@ vcodec_dec: vcodec@16000000 { > assigned-clock-rates = <0>, <0>, <0>, <1482000000>, <800000000>; > }; > > - vcodec_enc: vcodec@18002000 { > - compatible = "mediatek,mt8173-vcodec-enc"; > - reg = <0 0x18002000 0 0x1000>, /*VENC_SYS*/ > - <0 0x19002000 0 0x1000>; /*VENC_LT_SYS*/ > - interrupts = , > - ; > - mediatek,larb = <&larb3>, > - <&larb5>; > +vcodec_enc: vcodec@18002000 { > + compatible = "mediatek,mt8173-vcodec-avc-enc"; > + reg = <0 0x18002000 0 0x1000>; > + interrupts = ; > iommus = <&iommu M4U_PORT_VENC_RCPU>, > <&iommu M4U_PORT_VENC_REC>, > <&iommu M4U_PORT_VENC_BSDMA>, > @@ -98,8 +97,20 @@ vcodec_dec: vcodec@16000000 { > <&iommu M4U_PORT_VENC_REF_LUMA>, > <&iommu M4U_PORT_VENC_REF_CHROMA>, > <&iommu M4U_PORT_VENC_NBM_RDMA>, > - <&iommu M4U_PORT_VENC_NBM_WDMA>, > - <&iommu M4U_PORT_VENC_RCPU_SET2>, > + <&iommu M4U_PORT_VENC_NBM_WDMA>; > + mediatek,larb = <&larb3>; > + mediatek,vpu = <&vpu>; > + clocks = <&topckgen CLK_TOP_VENC_SEL>; > + clock-names = "venc_sel"; > + assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > + }; > + > +vcodec_enc_lt: vcodec@19002000 { > + compatible = "mediatek,mt8173-vcodec-vp8-enc"; > + reg = <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > + interrupts = ; > + iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > <&iommu M4U_PORT_VENC_BSDMA_SET2>, > <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > @@ -108,17 +119,10 @@ vcodec_dec: vcodec@16000000 { > <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > + mediatek,larb = <&larb5>; > mediatek,vpu = <&vpu>; > - clocks = <&topckgen CLK_TOP_VENCPLL_D2>, > - <&topckgen CLK_TOP_VENC_SEL>, > - <&topckgen CLK_TOP_UNIVPLL1_D2>, > - <&topckgen CLK_TOP_VENC_LT_SEL>; > - clock-names = "venc_sel_src", > - "venc_sel", > - "venc_lt_sel_src", > - "venc_lt_sel"; > - assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>, > - <&topckgen CLK_TOP_VENC_LT_SEL>; > - assigned-clock-parents = <&topckgen CLK_TOP_VENCPLL_D2>, > - <&topckgen CLK_TOP_UNIVPLL1_D2>; > + clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > + clock-names = "venc_lt_sel"; > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>; > }; _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.2 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 83DDCC433E0 for ; Tue, 26 Jan 2021 18:57:03 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 406CD22255 for ; Tue, 26 Jan 2021 18:57:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390223AbhAZRH4 (ORCPT ); Tue, 26 Jan 2021 12:07:56 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:38936 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S2390350AbhAZInm (ORCPT ); Tue, 26 Jan 2021 03:43:42 -0500 X-UUID: 9c94620ec3924d6cb5707f6b5b141554-20210126 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=tJRuibJ5nSMt6+UeA1JSUOts5aZi1p5DyUbbivXQ214=; b=i1CR2MTDMRGd+9QtnCnvtG5HW66FakyKVnIjVTwEVnaWePnD3PUsufQA+cKLoWvJAQTOAyvAXn4nQ0LFOcKab1y+pU2L2DoRf3Qt3QPhfqX+Jr7o9BtA3rH+4B8dXm08pTgjEONKfykzUC2N0mH1YwcNEpOwWohM05ojfyNoSs0=; X-UUID: 9c94620ec3924d6cb5707f6b5b141554-20210126 Received: from mtkmrs01.mediatek.inc [(172.21.131.159)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 894713046; Tue, 26 Jan 2021 16:42:51 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 16:42:50 +0800 Received: from [172.21.77.4] (172.21.77.4) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 26 Jan 2021 16:42:50 +0800 Message-ID: <1611650570.20687.1.camel@mtksdaap41> Subject: Re: [PATCH 1/3] dt-bindings: media: mtk-vcodec: Separating mtk vcodec encoder node From: Tiffany Lin To: Irui Wang CC: Alexandre Courbot , Hans Verkuil , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , "Tomasz Figa" , Hsin-Yi Wang , Maoguang Meng , Longfei Wang , Yunfei Dong , , , , , , Date: Tue, 26 Jan 2021 16:42:50 +0800 In-Reply-To: <20210121061804.26423-1-irui.wang@mediatek.com> References: <20210121061804.26423-1-irui.wang@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org T24gVGh1LCAyMDIxLTAxLTIxIGF0IDE0OjE4ICswODAwLCBJcnVpIFdhbmcgd3JvdGU6DQo+IFVw ZGF0ZXMgYmluZGluZyBkb2N1bWVudCBzaW5jZSB0aGUgYXZjIGFuZCB2cDggaGFyZHdhcmUgZW5j b2RlciBpbg0KPiBNVDgxNzMgYXJlIG5vdyBzZXBhcmF0ZWQuIFNlcGFyYXRlICJtZWRpYXRlayxt dDgxNzMtdmNvZGVjLWVuYyIgdG8NCj4gIm1lZGlhdGVrLG10ODE3My12Y29kZWMtdnA4LWVuYyIg YW5kICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWF2Yy1lbmMiLg0KPiANCj4gU2lnbmVkLW9mZi1i eTogSHNpbi1ZaSBXYW5nIDxoc2lueWlAY2hyb21pdW0ub3JnPg0KPiBTaWduZWQtb2ZmLWJ5OiBN YW9ndWFuZyBNZW5nIDxtYW9ndWFuZy5tZW5nQG1lZGlhdGVrLmNvbT4NCj4gU2lnbmVkLW9mZi1i eTogSXJ1aSBXYW5nIDxpcnVpLndhbmdAbWVkaWF0ZWsuY29tPg0KPiANCkFja2VkLWJ5OiBUaWZm YW55IExpbiA8dGlmZmFueS5saW5AbWVkaWF0ZWsuY29tPg0KDQo+IC0tLQ0KPiAgLi4uL2JpbmRp bmdzL21lZGlhL21lZGlhdGVrLXZjb2RlYy50eHQgICAgICAgIHwgNTggKysrKysrKysrKy0tLS0t LS0tLQ0KPiAgMSBmaWxlIGNoYW5nZWQsIDMxIGluc2VydGlvbnMoKyksIDI3IGRlbGV0aW9ucygt KQ0KPiANCj4gZGlmZiAtLWdpdCBhL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9t ZWRpYS9tZWRpYXRlay12Y29kZWMudHh0IGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL21lZGlhL21lZGlhdGVrLXZjb2RlYy50eHQNCj4gaW5kZXggODIxNzQyNGZkNGJkLi5mODUy NzZlNjI5YmYgMTAwNjQ0DQo+IC0tLSBhL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5n cy9tZWRpYS9tZWRpYXRlay12Y29kZWMudHh0DQo+ICsrKyBiL0RvY3VtZW50YXRpb24vZGV2aWNl dHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlay12Y29kZWMudHh0DQo+IEBAIC00LDcgKzQsOSBA QCBNZWRpYXRlayBWaWRlbyBDb2RlYyBpcyB0aGUgdmlkZW8gY29kZWMgaHcgcHJlc2VudCBpbiBN ZWRpYXRlayBTb0NzIHdoaWNoDQo+ICBzdXBwb3J0cyBoaWdoIHJlc29sdXRpb24gZW5jb2Rpbmcg YW5kIGRlY29kaW5nIGZ1bmN0aW9uYWxpdGllcy4NCj4gIA0KPiAgUmVxdWlyZWQgcHJvcGVydGll czoNCj4gLS0gY29tcGF0aWJsZSA6ICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWVuYyIgZm9yIE1U ODE3MyBlbmNvZGVyDQo+ICstIGNvbXBhdGlibGUgOiBtdXN0IGJlIG9uZSBvZiB0aGUgZm9sbG93 aW5nIHN0cmluZzoNCj4gKyAgIm1lZGlhdGVrLG10ODE3My12Y29kZWMtdnA4LWVuYyIgZm9yIG10 ODE3MyB2cDggZW5jb2Rlci4NCj4gKyAgIm1lZGlhdGVrLG10ODE3My12Y29kZWMtYXZjLWVuYyIg Zm9yIG10ODE3MyBhdmMgZW5jb2Rlci4NCj4gICAgIm1lZGlhdGVrLG10ODE4My12Y29kZWMtZW5j IiBmb3IgTVQ4MTgzIGVuY29kZXIuDQo+ICAgICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWRlYyIg Zm9yIE1UODE3MyBkZWNvZGVyLg0KPiAgLSByZWcgOiBQaHlzaWNhbCBiYXNlIGFkZHJlc3Mgb2Yg dGhlIHZpZGVvIGNvZGVjIHJlZ2lzdGVycyBhbmQgbGVuZ3RoIG9mDQo+IEBAIC0xMywxMCArMTUs MTEgQEAgUmVxdWlyZWQgcHJvcGVydGllczoNCj4gIC0gbWVkaWF0ZWssbGFyYiA6IG11c3QgY29u dGFpbiB0aGUgbG9jYWwgYXJiaXRlcnMgaW4gdGhlIGN1cnJlbnQgU29jcy4NCj4gIC0gY2xvY2tz IDogbGlzdCBvZiBjbG9jayBzcGVjaWZpZXJzLCBjb3JyZXNwb25kaW5nIHRvIGVudHJpZXMgaW4N Cj4gICAgdGhlIGNsb2NrLW5hbWVzIHByb3BlcnR5Lg0KPiAtLSBjbG9jay1uYW1lczogZW5jb2Rl ciBtdXN0IGNvbnRhaW4gInZlbmNfc2VsX3NyYyIsICJ2ZW5jX3NlbCIsLA0KPiAtICAidmVuY19s dF9zZWxfc3JjIiwgInZlbmNfbHRfc2VsIiwgZGVjb2RlciBtdXN0IGNvbnRhaW4gInZjb2RlY3Bs bCIsDQo+IC0gICJ1bml2cGxsX2QyIiwgImNsa19jY2k0MDBfc2VsIiwgInZkZWNfc2VsIiwgInZk ZWNwbGwiLCAidmVuY3BsbCIsDQo+IC0gICJ2ZW5jX2x0X3NlbCIsICJ2ZGVjX2J1c19jbGtfc3Jj Ii4NCj4gKy0gY2xvY2stbmFtZXM6DQo+ICsgICBhdmMgdmVuYyBtdXN0IGNvbnRhaW4gInZlbmNf c2VsIjsNCj4gKyAgIHZwOCB2ZW5jIG11c3QgY29udGFpbiAidmVuY19sdF9zZWwiOw0KPiArICAg ZGVjb2RlciAgbXVzdCBjb250YWluICJ2Y29kZWNwbGwiLCAidW5pdnBsbF9kMiIsICJjbGtfY2Np NDAwX3NlbCIsDQo+ICsgICAidmRlY19zZWwiLCAidmRlY3BsbCIsICJ2ZW5jcGxsIiwgInZlbmNf bHRfc2VsIiwgInZkZWNfYnVzX2Nsa19zcmMiLg0KPiAgLSBpb21tdXMgOiBzaG91bGQgcG9pbnQg dG8gdGhlIHJlc3BlY3RpdmUgSU9NTVUgYmxvY2sgd2l0aCBtYXN0ZXIgcG9ydCBhcw0KPiAgICBh cmd1bWVudCwgc2VlIERvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9pb21tdS9tZWRp YXRlayxpb21tdS50eHQNCj4gICAgZm9yIGRldGFpbHMuDQo+IEBAIC04MCwxNCArODMsMTAgQEAg dmNvZGVjX2RlYzogdmNvZGVjQDE2MDAwMDAwIHsNCj4gICAgICBhc3NpZ25lZC1jbG9jay1yYXRl cyA9IDwwPiwgPDA+LCA8MD4sIDwxNDgyMDAwMDAwPiwgPDgwMDAwMDAwMD47DQo+ICAgIH07DQo+ ICANCj4gLSAgdmNvZGVjX2VuYzogdmNvZGVjQDE4MDAyMDAwIHsNCj4gLSAgICBjb21wYXRpYmxl ID0gIm1lZGlhdGVrLG10ODE3My12Y29kZWMtZW5jIjsNCj4gLSAgICByZWcgPSA8MCAweDE4MDAy MDAwIDAgMHgxMDAwPiwgICAgLypWRU5DX1NZUyovDQo+IC0gICAgICAgICAgPDAgMHgxOTAwMjAw MCAwIDB4MTAwMD47ICAgIC8qVkVOQ19MVF9TWVMqLw0KPiAtICAgIGludGVycnVwdHMgPSA8R0lD X1NQSSAxOTggSVJRX1RZUEVfTEVWRUxfTE9XPiwNCj4gLQkJIDxHSUNfU1BJIDIwMiBJUlFfVFlQ RV9MRVZFTF9MT1c+Ow0KPiAtICAgIG1lZGlhdGVrLGxhcmIgPSA8JmxhcmIzPiwNCj4gLQkJICAg IDwmbGFyYjU+Ow0KPiArdmNvZGVjX2VuYzogdmNvZGVjQDE4MDAyMDAwIHsNCj4gKyAgICBjb21w YXRpYmxlID0gIm1lZGlhdGVrLG10ODE3My12Y29kZWMtYXZjLWVuYyI7DQo+ICsgICAgcmVnID0g PDAgMHgxODAwMjAwMCAwIDB4MTAwMD47DQo+ICsgICAgaW50ZXJydXB0cyA9IDxHSUNfU1BJIDE5 OCBJUlFfVFlQRV9MRVZFTF9MT1c+Ow0KPiAgICAgIGlvbW11cyA9IDwmaW9tbXUgTTRVX1BPUlRf VkVOQ19SQ1BVPiwNCj4gICAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVDPiwN Cj4gICAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfQlNETUE+LA0KPiBAQCAtOTgs OCArOTcsMjAgQEAgdmNvZGVjX2RlYzogdmNvZGVjQDE2MDAwMDAwIHsNCj4gICAgICAgICAgICAg ICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVGX0xVTUE+LA0KPiAgICAgICAgICAgICAgIDwmaW9t bXUgTTRVX1BPUlRfVkVOQ19SRUZfQ0hST01BPiwNCj4gICAgICAgICAgICAgICA8JmlvbW11IE00 VV9QT1JUX1ZFTkNfTkJNX1JETUE+LA0KPiAtICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRf VkVOQ19OQk1fV0RNQT4sDQo+IC0gICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JD UFVfU0VUMj4sDQo+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX05CTV9XRE1B PjsNCj4gKyAgICBtZWRpYXRlayxsYXJiID0gPCZsYXJiMz47DQo+ICsgICAgbWVkaWF0ZWssdnB1 ID0gPCZ2cHU+Ow0KPiArICAgIGNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD47 DQo+ICsgICAgY2xvY2stbmFtZXMgPSAidmVuY19zZWwiOw0KPiArICAgIGFzc2lnbmVkLWNsb2Nr cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD47DQo+ICsgICAgYXNzaWduZWQtY2xvY2st cGFyZW50cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WQ09ERUNQTEw+Ow0KPiArICB9Ow0KPiArDQo+ ICt2Y29kZWNfZW5jX2x0OiB2Y29kZWNAMTkwMDIwMDAgew0KPiArICAgIGNvbXBhdGlibGUgPSAi bWVkaWF0ZWssbXQ4MTczLXZjb2RlYy12cDgtZW5jIjsNCj4gKyAgICByZWcgPSAgPDAgMHgxOTAw MjAwMCAwIDB4MTAwMD47CS8qIFZFTkNfTFRfU1lTICovDQo+ICsgICAgaW50ZXJydXB0cyA9IDxH SUNfU1BJIDIwMiBJUlFfVFlQRV9MRVZFTF9MT1c+Ow0KPiArICAgIGlvbW11cyA9IDwmaW9tbXUg TTRVX1BPUlRfVkVOQ19SQ1BVX1NFVDI+LA0KPiAgICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BP UlRfVkVOQ19SRUNfRlJNX1NFVDI+LA0KPiAgICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRf VkVOQ19CU0RNQV9TRVQyPiwNCj4gICAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNf U1ZfQ09NQV9TRVQyPiwNCj4gQEAgLTEwOCwxNyArMTE5LDEwIEBAIHZjb2RlY19kZWM6IHZjb2Rl Y0AxNjAwMDAwMCB7DQo+ICAgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX0NVUl9D SFJPTUFfU0VUMj4sDQo+ICAgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFRl9M VU1BX1NFVDI+LA0KPiAgICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUNfQ0hS T01BX1NFVDI+Ow0KPiArICAgIG1lZGlhdGVrLGxhcmIgPSA8JmxhcmI1PjsNCj4gICAgICBtZWRp YXRlayx2cHUgPSA8JnZwdT47DQo+IC0gICAgY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZF TkNQTExfRDI+LA0KPiAtICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD4s DQo+IC0gICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1VOSVZQTEwxX0QyPiwNCj4gLSAg ICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19MVF9TRUw+Ow0KPiAtICAgIGNsb2Nr LW5hbWVzID0gInZlbmNfc2VsX3NyYyIsDQo+IC0gICAgICAgICAgICAgICAgICAidmVuY19zZWwi LA0KPiAtICAgICAgICAgICAgICAgICAgInZlbmNfbHRfc2VsX3NyYyIsDQo+IC0gICAgICAgICAg ICAgICAgICAidmVuY19sdF9zZWwiOw0KPiAtICAgIGFzc2lnbmVkLWNsb2NrcyA9IDwmdG9wY2tn ZW4gQ0xLX1RPUF9WRU5DX1NFTD4sDQo+IC0gICAgICAgICAgICAgICAgICAgICAgPCZ0b3Bja2dl biBDTEtfVE9QX1ZFTkNfTFRfU0VMPjsNCj4gLSAgICBhc3NpZ25lZC1jbG9jay1wYXJlbnRzID0g PCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNQTExfRDI+LA0KPiAtICAgICAgICAgICAgICAgICAgICAg ICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVU5JVlBMTDFfRDI+Ow0KPiArICAgIGNsb2NrcyA9 IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX0xUX1NFTD47DQo+ICsgICAgY2xvY2stbmFtZXMgPSAi dmVuY19sdF9zZWwiOw0KPiArICAgIGFzc2lnbmVkLWNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RP UF9WRU5DX0xUX1NFTD47DQo+ICsgICAgYXNzaWduZWQtY2xvY2stcGFyZW50cyA9IDwmdG9wY2tn ZW4gQ0xLX1RPUF9WQ09ERUNQTExfMzcwUDU+Ow0KPiAgICB9Ow0KDQo=