From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 68C96C433DB for ; Tue, 26 Jan 2021 08:54:29 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C71522220B for ; Tue, 26 Jan 2021 08:54:28 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C71522220B Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=HRwpuMPTZMCZ+nMZSXqy0gQ0P1PBSnFqvqFUdpNRqQk=; b=IwcHqeomujNpByTzLi9nKOJwH YlfvO3x5RArmGQRQCe0HE6ZIYXuB/NNFe4o6tyPMC9ajIN0si5btt0soJbcXuoMHxaq1nra2v5t9v fIlZm0sPdulwofffwxgWeTUJo2mw/ihy3o9qJLa6BMpOoZHugFVF4Av/hEmAGoYYu2dwDNF7JpqYu FnM8K4J3VCCLOeoalbE6LzC9oGd1+TbjdTmD6hZowmul0Lt2j/b9o5SMJvq3GhNpF2HwhC4jXws4P THlLZIVTL+567UPVF9a5ytd8xGjSRKAeJQhEWDS+STb9cGq8aivflewMsF2CfhXSpiCUxExwvJ+Er TiN+onlrg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l4K6z-00071p-GB; Tue, 26 Jan 2021 08:54:09 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l4K6w-00070l-VR; Tue, 26 Jan 2021 08:54:08 +0000 X-UUID: f19c70a70a37441c9d6e179125c919d6-20210126 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=04ladyiJRe/ET+NLC+Ueie0MAKsGM3sYbgSIARsb4xc=; b=YSUPBTfbQa76KZzMk95NDS6n2/4nROcdNjMn/ZYrxa6+CQc6FUpg7EuiFrD7MuUVc1A8qnp+O1T1hMAubBKWvnjdFKOSI8RGUgCn32wAyBmqKdR3GSVgR/FLh/oiehv0OMHXeUiJtiXR7iBfIFucTZoZUvBpxNYg5NNNakTSApE=; X-UUID: f19c70a70a37441c9d6e179125c919d6-20210126 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 94517710; Tue, 26 Jan 2021 00:54:03 -0800 Received: from MTKMBS07N2.mediatek.inc (172.21.101.141) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 00:44:01 -0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 16:43:59 +0800 Received: from [172.21.77.4] (172.21.77.4) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 26 Jan 2021 16:43:59 +0800 Message-ID: <1611650639.20687.2.camel@mtksdaap41> Subject: Re: [PATCH 2/3] arm64: dts: mt8173: Separating mtk-vcodec-enc device node From: Tiffany Lin To: Irui Wang Date: Tue, 26 Jan 2021 16:43:59 +0800 In-Reply-To: <20210121061804.26423-2-irui.wang@mediatek.com> References: <20210121061804.26423-1-irui.wang@mediatek.com> <20210121061804.26423-2-irui.wang@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210126_035407_229156_09ADF37A X-CRM114-Status: GOOD ( 16.41 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew-CT Chen , Maoguang Meng , srv_heupstream@mediatek.com, Alexandre Courbot , Tomasz Figa , Yunfei Dong , Longfei Wang , linux-kernel@vger.kernel.org, Matthias Brugger , devicetree@vger.kernel.org, Rob Herring , linux-mediatek@lists.infradead.org, Hsin-Yi Wang , Hans Verkuil , Mauro Carvalho Chehab , linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org On Thu, 2021-01-21 at 14:18 +0800, Irui Wang wrote: > There are two separate hardware encoder blocks inside MT8173. > Split the current mtk-vcodec-enc node to match the hardware architecture. > > Signed-off-by: Hsin-Yi Wang > Signed-off-by: Maoguang Meng > Signed-off-by: Irui Wang > Acked-by: Tiffany Lin > --- > arch/arm64/boot/dts/mediatek/mt8173.dtsi | 60 ++++++++++++------------ > 1 file changed, 31 insertions(+), 29 deletions(-) > > diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi > index 7fa870e4386a..d667b296c512 100644 > --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi > +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi > @@ -1459,13 +1459,10 @@ > }; > > vcodec_enc: vcodec@18002000 { > - compatible = "mediatek,mt8173-vcodec-enc"; > - reg = <0 0x18002000 0 0x1000>, /* VENC_SYS */ > - <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > - interrupts = , > - ; > - mediatek,larb = <&larb3>, > - <&larb5>; > + compatible = "mediatek,mt8173-vcodec-avc-enc"; > + reg = <0 0x18002000 0 0x1000>; /* VENC_SYS */ > + interrupts = ; > + mediatek,larb = <&larb3>; > iommus = <&iommu M4U_PORT_VENC_RCPU>, > <&iommu M4U_PORT_VENC_REC>, > <&iommu M4U_PORT_VENC_BSDMA>, > @@ -1476,29 +1473,12 @@ > <&iommu M4U_PORT_VENC_REF_LUMA>, > <&iommu M4U_PORT_VENC_REF_CHROMA>, > <&iommu M4U_PORT_VENC_NBM_RDMA>, > - <&iommu M4U_PORT_VENC_NBM_WDMA>, > - <&iommu M4U_PORT_VENC_RCPU_SET2>, > - <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > - <&iommu M4U_PORT_VENC_BSDMA_SET2>, > - <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > - <&iommu M4U_PORT_VENC_RD_COMA_SET2>, > - <&iommu M4U_PORT_VENC_CUR_LUMA_SET2>, > - <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > - <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > - <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > + <&iommu M4U_PORT_VENC_NBM_WDMA>; > mediatek,vpu = <&vpu>; > - clocks = <&topckgen CLK_TOP_VENCPLL_D2>, > - <&topckgen CLK_TOP_VENC_SEL>, > - <&topckgen CLK_TOP_UNIVPLL1_D2>, > - <&topckgen CLK_TOP_VENC_LT_SEL>; > - clock-names = "venc_sel_src", > - "venc_sel", > - "venc_lt_sel_src", > - "venc_lt_sel"; > - assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>, > - <&topckgen CLK_TOP_VENC_LT_SEL>; > - assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>, > - <&topckgen CLK_TOP_VCODECPLL_370P5>; > + clocks = <&topckgen CLK_TOP_VENC_SEL>; > + clock-names = "venc_sel"; > + assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > }; > > jpegdec: jpegdec@18004000 { > @@ -1530,5 +1510,27 @@ > <&vencltsys CLK_VENCLT_CKE0>; > clock-names = "apb", "smi"; > }; > + > + vcodec_enc_lt: vcodec@19002000 { > + compatible = "mediatek,mt8173-vcodec-vp8-enc"; > + reg = <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > + interrupts = ; > + iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > + <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > + <&iommu M4U_PORT_VENC_BSDMA_SET2>, > + <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > + <&iommu M4U_PORT_VENC_RD_COMA_SET2>, > + <&iommu M4U_PORT_VENC_CUR_LUMA_SET2>, > + <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > + <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > + <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > + mediatek,larb = <&larb5>; > + mediatek,vpu = <&vpu>; > + clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > + clock-names = "venc_lt_sel"; > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > + assigned-clock-parents = > + <&topckgen CLK_TOP_VCODECPLL_370P5>; > + }; > }; > }; _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5C808C433E0 for ; Tue, 26 Jan 2021 08:55:54 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 098F122573 for ; Tue, 26 Jan 2021 08:55:53 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 098F122573 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=hdhNVySpTp9lFjghbY96ENSDN/fx3gQTvXITIEaUwDI=; b=gaEVlyrbVM80ghjcDGwtW1N+1 k/O2hZMDI3pQZh3STdzS1fy3cVBxpqnK8sQKDElxBZ3RPqiR0OxX3bJz2yCw4I/20g4JyFyujZrZB xyjKB57/5w7pyzw9ptHTZai4maKmUt7H+F16reOM5uPYu/mYqT/u/EYLx2b6R4QmZmypGd3znbJxP QnuGbWXk7B3tiA46ZbDwbZOvaWGtYlTGWZgYOjzez3lW+pMaKFhb50MvH7pnrtSdOK18RT81ge6RE Qgu0co9iKq1M0KEMhCdL6Bj+/aoEvRSnH3VB/QX2nGJgVMjJs2oNkCIejAx7ak2R2wgDti7eufRjr YPDapwMmw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l4K70-000722-Id; Tue, 26 Jan 2021 08:54:10 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l4K6w-00070l-VR; Tue, 26 Jan 2021 08:54:08 +0000 X-UUID: f19c70a70a37441c9d6e179125c919d6-20210126 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=04ladyiJRe/ET+NLC+Ueie0MAKsGM3sYbgSIARsb4xc=; b=YSUPBTfbQa76KZzMk95NDS6n2/4nROcdNjMn/ZYrxa6+CQc6FUpg7EuiFrD7MuUVc1A8qnp+O1T1hMAubBKWvnjdFKOSI8RGUgCn32wAyBmqKdR3GSVgR/FLh/oiehv0OMHXeUiJtiXR7iBfIFucTZoZUvBpxNYg5NNNakTSApE=; X-UUID: f19c70a70a37441c9d6e179125c919d6-20210126 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 94517710; Tue, 26 Jan 2021 00:54:03 -0800 Received: from MTKMBS07N2.mediatek.inc (172.21.101.141) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 00:44:01 -0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 16:43:59 +0800 Received: from [172.21.77.4] (172.21.77.4) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 26 Jan 2021 16:43:59 +0800 Message-ID: <1611650639.20687.2.camel@mtksdaap41> Subject: Re: [PATCH 2/3] arm64: dts: mt8173: Separating mtk-vcodec-enc device node From: Tiffany Lin To: Irui Wang Date: Tue, 26 Jan 2021 16:43:59 +0800 In-Reply-To: <20210121061804.26423-2-irui.wang@mediatek.com> References: <20210121061804.26423-1-irui.wang@mediatek.com> <20210121061804.26423-2-irui.wang@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210126_035407_229156_09ADF37A X-CRM114-Status: GOOD ( 16.41 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew-CT Chen , Maoguang Meng , srv_heupstream@mediatek.com, Alexandre Courbot , Tomasz Figa , Yunfei Dong , Longfei Wang , linux-kernel@vger.kernel.org, Matthias Brugger , devicetree@vger.kernel.org, Rob Herring , linux-mediatek@lists.infradead.org, Hsin-Yi Wang , Hans Verkuil , Mauro Carvalho Chehab , linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Thu, 2021-01-21 at 14:18 +0800, Irui Wang wrote: > There are two separate hardware encoder blocks inside MT8173. > Split the current mtk-vcodec-enc node to match the hardware architecture. > > Signed-off-by: Hsin-Yi Wang > Signed-off-by: Maoguang Meng > Signed-off-by: Irui Wang > Acked-by: Tiffany Lin > --- > arch/arm64/boot/dts/mediatek/mt8173.dtsi | 60 ++++++++++++------------ > 1 file changed, 31 insertions(+), 29 deletions(-) > > diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi > index 7fa870e4386a..d667b296c512 100644 > --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi > +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi > @@ -1459,13 +1459,10 @@ > }; > > vcodec_enc: vcodec@18002000 { > - compatible = "mediatek,mt8173-vcodec-enc"; > - reg = <0 0x18002000 0 0x1000>, /* VENC_SYS */ > - <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > - interrupts = , > - ; > - mediatek,larb = <&larb3>, > - <&larb5>; > + compatible = "mediatek,mt8173-vcodec-avc-enc"; > + reg = <0 0x18002000 0 0x1000>; /* VENC_SYS */ > + interrupts = ; > + mediatek,larb = <&larb3>; > iommus = <&iommu M4U_PORT_VENC_RCPU>, > <&iommu M4U_PORT_VENC_REC>, > <&iommu M4U_PORT_VENC_BSDMA>, > @@ -1476,29 +1473,12 @@ > <&iommu M4U_PORT_VENC_REF_LUMA>, > <&iommu M4U_PORT_VENC_REF_CHROMA>, > <&iommu M4U_PORT_VENC_NBM_RDMA>, > - <&iommu M4U_PORT_VENC_NBM_WDMA>, > - <&iommu M4U_PORT_VENC_RCPU_SET2>, > - <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > - <&iommu M4U_PORT_VENC_BSDMA_SET2>, > - <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > - <&iommu M4U_PORT_VENC_RD_COMA_SET2>, > - <&iommu M4U_PORT_VENC_CUR_LUMA_SET2>, > - <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > - <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > - <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > + <&iommu M4U_PORT_VENC_NBM_WDMA>; > mediatek,vpu = <&vpu>; > - clocks = <&topckgen CLK_TOP_VENCPLL_D2>, > - <&topckgen CLK_TOP_VENC_SEL>, > - <&topckgen CLK_TOP_UNIVPLL1_D2>, > - <&topckgen CLK_TOP_VENC_LT_SEL>; > - clock-names = "venc_sel_src", > - "venc_sel", > - "venc_lt_sel_src", > - "venc_lt_sel"; > - assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>, > - <&topckgen CLK_TOP_VENC_LT_SEL>; > - assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>, > - <&topckgen CLK_TOP_VCODECPLL_370P5>; > + clocks = <&topckgen CLK_TOP_VENC_SEL>; > + clock-names = "venc_sel"; > + assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > }; > > jpegdec: jpegdec@18004000 { > @@ -1530,5 +1510,27 @@ > <&vencltsys CLK_VENCLT_CKE0>; > clock-names = "apb", "smi"; > }; > + > + vcodec_enc_lt: vcodec@19002000 { > + compatible = "mediatek,mt8173-vcodec-vp8-enc"; > + reg = <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > + interrupts = ; > + iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > + <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > + <&iommu M4U_PORT_VENC_BSDMA_SET2>, > + <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > + <&iommu M4U_PORT_VENC_RD_COMA_SET2>, > + <&iommu M4U_PORT_VENC_CUR_LUMA_SET2>, > + <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > + <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > + <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > + mediatek,larb = <&larb5>; > + mediatek,vpu = <&vpu>; > + clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > + clock-names = "venc_lt_sel"; > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > + assigned-clock-parents = > + <&topckgen CLK_TOP_VCODECPLL_370P5>; > + }; > }; > }; _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.2 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D3E33C433E0 for ; Tue, 26 Jan 2021 17:09:19 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id A3FEB20829 for ; Tue, 26 Jan 2021 17:09:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390353AbhAZRH6 (ORCPT ); Tue, 26 Jan 2021 12:07:58 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:39889 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S2390476AbhAZIot (ORCPT ); Tue, 26 Jan 2021 03:44:49 -0500 X-UUID: af7472dcf452493c9fa798d59ada99d3-20210126 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=04ladyiJRe/ET+NLC+Ueie0MAKsGM3sYbgSIARsb4xc=; b=W9Glj4pDyj/pQML/c30JpqQsxQwUeXAHj2HymHX+klG7UxnHKJ15vGBhtZy1/Dhi95D8b+cRmLQ9wd/rzMVqzF3W7dcsCGowR2MB7FxK1znSJIj4nph1eWL+YF2mqeilo8OzWVS4vJzJYT7WIr6kyKk1xJuT0D27OBWw7psKLuU=; X-UUID: af7472dcf452493c9fa798d59ada99d3-20210126 Received: from mtkmrs01.mediatek.inc [(172.21.131.159)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 2020072515; Tue, 26 Jan 2021 16:44:01 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 26 Jan 2021 16:43:59 +0800 Received: from [172.21.77.4] (172.21.77.4) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 26 Jan 2021 16:43:59 +0800 Message-ID: <1611650639.20687.2.camel@mtksdaap41> Subject: Re: [PATCH 2/3] arm64: dts: mt8173: Separating mtk-vcodec-enc device node From: Tiffany Lin To: Irui Wang CC: Alexandre Courbot , Hans Verkuil , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , "Tomasz Figa" , Hsin-Yi Wang , Maoguang Meng , Longfei Wang , Yunfei Dong , , , , , , Date: Tue, 26 Jan 2021 16:43:59 +0800 In-Reply-To: <20210121061804.26423-2-irui.wang@mediatek.com> References: <20210121061804.26423-1-irui.wang@mediatek.com> <20210121061804.26423-2-irui.wang@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org T24gVGh1LCAyMDIxLTAxLTIxIGF0IDE0OjE4ICswODAwLCBJcnVpIFdhbmcgd3JvdGU6DQo+IFRo ZXJlIGFyZSB0d28gc2VwYXJhdGUgaGFyZHdhcmUgZW5jb2RlciBibG9ja3MgaW5zaWRlIE1UODE3 My4NCj4gU3BsaXQgdGhlIGN1cnJlbnQgbXRrLXZjb2RlYy1lbmMgbm9kZSB0byBtYXRjaCB0aGUg aGFyZHdhcmUgYXJjaGl0ZWN0dXJlLg0KPiANCj4gU2lnbmVkLW9mZi1ieTogSHNpbi1ZaSBXYW5n IDxoc2lueWlAY2hyb21pdW0ub3JnPg0KPiBTaWduZWQtb2ZmLWJ5OiBNYW9ndWFuZyBNZW5nIDxt YW9ndWFuZy5tZW5nQG1lZGlhdGVrLmNvbT4NCj4gU2lnbmVkLW9mZi1ieTogSXJ1aSBXYW5nIDxp cnVpLndhbmdAbWVkaWF0ZWsuY29tPg0KPiANCkFja2VkLWJ5OiBUaWZmYW55IExpbiA8dGlmZmFu eS5saW5AbWVkaWF0ZWsuY29tPg0KDQo+IC0tLQ0KPiAgYXJjaC9hcm02NC9ib290L2R0cy9tZWRp YXRlay9tdDgxNzMuZHRzaSB8IDYwICsrKysrKysrKysrKy0tLS0tLS0tLS0tLQ0KPiAgMSBmaWxl IGNoYW5nZWQsIDMxIGluc2VydGlvbnMoKyksIDI5IGRlbGV0aW9ucygtKQ0KPiANCj4gZGlmZiAt LWdpdCBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvbWVkaWF0ZWsvbXQ4MTczLmR0c2kgYi9hcmNoL2Fy bTY0L2Jvb3QvZHRzL21lZGlhdGVrL210ODE3My5kdHNpDQo+IGluZGV4IDdmYTg3MGU0Mzg2YS4u ZDY2N2IyOTZjNTEyIDEwMDY0NA0KPiAtLS0gYS9hcmNoL2FybTY0L2Jvb3QvZHRzL21lZGlhdGVr L210ODE3My5kdHNpDQo+ICsrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvbWVkaWF0ZWsvbXQ4MTcz LmR0c2kNCj4gQEAgLTE0NTksMTMgKzE0NTksMTAgQEANCj4gIAkJfTsNCj4gIA0KPiAgCQl2Y29k ZWNfZW5jOiB2Y29kZWNAMTgwMDIwMDAgew0KPiAtCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxt dDgxNzMtdmNvZGVjLWVuYyI7DQo+IC0JCQlyZWcgPSA8MCAweDE4MDAyMDAwIDAgMHgxMDAwPiwJ LyogVkVOQ19TWVMgKi8NCj4gLQkJCSAgICAgIDwwIDB4MTkwMDIwMDAgMCAweDEwMDA+OwkvKiBW RU5DX0xUX1NZUyAqLw0KPiAtCQkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDE5OCBJUlFfVFlQRV9M RVZFTF9MT1c+LA0KPiAtCQkJCSAgICAgPEdJQ19TUEkgMjAyIElSUV9UWVBFX0xFVkVMX0xPVz47 DQo+IC0JCQltZWRpYXRlayxsYXJiID0gPCZsYXJiMz4sDQo+IC0JCQkJCTwmbGFyYjU+Ow0KPiAr CQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWF2Yy1lbmMiOw0KPiArCQkJ cmVnID0gPDAgMHgxODAwMjAwMCAwIDB4MTAwMD47CS8qIFZFTkNfU1lTICovDQo+ICsJCQlpbnRl cnJ1cHRzID0gPEdJQ19TUEkgMTk4IElSUV9UWVBFX0xFVkVMX0xPVz47DQo+ICsJCQltZWRpYXRl ayxsYXJiID0gPCZsYXJiMz47DQo+ICAJCQlpb21tdXMgPSA8JmlvbW11IE00VV9QT1JUX1ZFTkNf UkNQVT4sDQo+ICAJCQkJIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUM+LA0KPiAgCQkJCSA8Jmlv bW11IE00VV9QT1JUX1ZFTkNfQlNETUE+LA0KPiBAQCAtMTQ3NiwyOSArMTQ3MywxMiBAQA0KPiAg CQkJCSA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVGX0xVTUE+LA0KPiAgCQkJCSA8JmlvbW11IE00 VV9QT1JUX1ZFTkNfUkVGX0NIUk9NQT4sDQo+ICAJCQkJIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19O Qk1fUkRNQT4sDQo+IC0JCQkJIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19OQk1fV0RNQT4sDQo+IC0J CQkJIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SQ1BVX1NFVDI+LA0KPiAtCQkJCSA8JmlvbW11IE00 VV9QT1JUX1ZFTkNfUkVDX0ZSTV9TRVQyPiwNCj4gLQkJCQkgPCZpb21tdSBNNFVfUE9SVF9WRU5D X0JTRE1BX1NFVDI+LA0KPiAtCQkJCSA8JmlvbW11IE00VV9QT1JUX1ZFTkNfU1ZfQ09NQV9TRVQy PiwNCj4gLQkJCQkgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JEX0NPTUFfU0VUMj4sDQo+IC0JCQkJ IDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19DVVJfTFVNQV9TRVQyPiwNCj4gLQkJCQkgPCZpb21tdSBN NFVfUE9SVF9WRU5DX0NVUl9DSFJPTUFfU0VUMj4sDQo+IC0JCQkJIDwmaW9tbXUgTTRVX1BPUlRf VkVOQ19SRUZfTFVNQV9TRVQyPiwNCj4gLQkJCQkgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFQ19D SFJPTUFfU0VUMj47DQo+ICsJCQkJIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19OQk1fV0RNQT47DQo+ ICAJCQltZWRpYXRlayx2cHUgPSA8JnZwdT47DQo+IC0JCQljbG9ja3MgPSA8JnRvcGNrZ2VuIENM S19UT1BfVkVOQ1BMTF9EMj4sDQo+IC0JCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD4s DQo+IC0JCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9VTklWUExMMV9EMj4sDQo+IC0JCQkJIDwmdG9w Y2tnZW4gQ0xLX1RPUF9WRU5DX0xUX1NFTD47DQo+IC0JCQljbG9jay1uYW1lcyA9ICJ2ZW5jX3Nl bF9zcmMiLA0KPiAtCQkJCSAgICAgICJ2ZW5jX3NlbCIsDQo+IC0JCQkJICAgICAgInZlbmNfbHRf c2VsX3NyYyIsDQo+IC0JCQkJICAgICAgInZlbmNfbHRfc2VsIjsNCj4gLQkJCWFzc2lnbmVkLWNs b2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD4sDQo+IC0JCQkJCSAgPCZ0b3Bja2dl biBDTEtfVE9QX1ZFTkNfTFRfU0VMPjsNCj4gLQkJCWFzc2lnbmVkLWNsb2NrLXBhcmVudHMgPSA8 JnRvcGNrZ2VuIENMS19UT1BfVkNPREVDUExMPiwNCj4gLQkJCQkJCSA8JnRvcGNrZ2VuIENMS19U T1BfVkNPREVDUExMXzM3MFA1PjsNCj4gKwkJCWNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9W RU5DX1NFTD47DQo+ICsJCQljbG9jay1uYW1lcyA9ICJ2ZW5jX3NlbCI7DQo+ICsJCQlhc3NpZ25l ZC1jbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19TRUw+Ow0KPiArCQkJYXNzaWduZWQt Y2xvY2stcGFyZW50cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WQ09ERUNQTEw+Ow0KPiAgCQl9Ow0K PiAgDQo+ICAJCWpwZWdkZWM6IGpwZWdkZWNAMTgwMDQwMDAgew0KPiBAQCAtMTUzMCw1ICsxNTEw LDI3IEBADQo+ICAJCQkJIDwmdmVuY2x0c3lzIENMS19WRU5DTFRfQ0tFMD47DQo+ICAJCQljbG9j ay1uYW1lcyA9ICJhcGIiLCAic21pIjsNCj4gIAkJfTsNCj4gKw0KPiArCQl2Y29kZWNfZW5jX2x0 OiB2Y29kZWNAMTkwMDIwMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxNzMt dmNvZGVjLXZwOC1lbmMiOw0KPiArCQkJcmVnID0gIDwwIDB4MTkwMDIwMDAgMCAweDEwMDA+OyAv KiBWRU5DX0xUX1NZUyAqLw0KPiArCQkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDIwMiBJUlFfVFlQ RV9MRVZFTF9MT1c+Ow0KPiArCQkJaW9tbXVzID0gPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JDUFVf U0VUMj4sDQo+ICsJCQkJIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUNfRlJNX1NFVDI+LA0KPiAr CQkJCSA8JmlvbW11IE00VV9QT1JUX1ZFTkNfQlNETUFfU0VUMj4sDQo+ICsJCQkJIDwmaW9tbXUg TTRVX1BPUlRfVkVOQ19TVl9DT01BX1NFVDI+LA0KPiArCQkJCSA8JmlvbW11IE00VV9QT1JUX1ZF TkNfUkRfQ09NQV9TRVQyPiwNCj4gKwkJCQkgPCZpb21tdSBNNFVfUE9SVF9WRU5DX0NVUl9MVU1B X1NFVDI+LA0KPiArCQkJCSA8JmlvbW11IE00VV9QT1JUX1ZFTkNfQ1VSX0NIUk9NQV9TRVQyPiwN Cj4gKwkJCQkgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFRl9MVU1BX1NFVDI+LA0KPiArCQkJCSA8 JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVDX0NIUk9NQV9TRVQyPjsNCj4gKwkJCW1lZGlhdGVrLGxh cmIgPSA8JmxhcmI1PjsNCj4gKwkJCW1lZGlhdGVrLHZwdSA9IDwmdnB1PjsNCj4gKwkJCWNsb2Nr cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX0xUX1NFTD47DQo+ICsJCQljbG9jay1uYW1lcyA9 ICJ2ZW5jX2x0X3NlbCI7DQo+ICsJCQlhc3NpZ25lZC1jbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19U T1BfVkVOQ19MVF9TRUw+Ow0KPiArCQkJYXNzaWduZWQtY2xvY2stcGFyZW50cyA9DQo+ICsJCQkJ IDwmdG9wY2tnZW4gQ0xLX1RPUF9WQ09ERUNQTExfMzcwUDU+Ow0KPiArCQl9Ow0KPiAgCX07DQo+ ICB9Ow0KDQo=