From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5D561C433E0 for ; Mon, 8 Mar 2021 02:19:20 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id E8A066514A for ; Mon, 8 Mar 2021 02:19:19 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org E8A066514A Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:CC:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=fSnRvhuDEAsrEgUEYTL7qL10KrT2Dx6pZSz/YWoeBBQ=; b=coY3xIr27oqTlE4SIQDUFfot+ jC3frNLayq+lxXFkGyO+kXEmbGzWgBc+L2hDhiz/7Mr0uz1K2HJhCq/729Vu2+WYv0hXEZ0d4ZfJS xl0j1DDs0E0rnli7fdGae6uisV7wCWUSysiZE4NNnErzab7D+4T/qfr9QXzN7c7g8MeioHa9zqdy5 r3zm659Y0jzKvfiQKzYX9O0uZMx/8drW6UstUIfPy3G6tP2UNxmgdT8mmiuzgyCnf34hodkC/I+YH Inx4Z1kDnlN34VO9f77P2OTrEuJbCZpCWHS4ORtdIVe8etuPjb26ildWtKHzw/Yvp777z2l8WvwjR h0nGw64Fg==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lJ5U5-00EYIB-Jd; Mon, 08 Mar 2021 02:19:01 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lJ5Ty-00EYGl-Ui; Mon, 08 Mar 2021 02:18:59 +0000 X-UUID: 1fa8c31caca74f53a88b0330326d9194-20210307 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=WARmp+G5Amaw16yL5UPtrSSIHvoPHKDE08RNLDiboJ8=; b=dCnnAvZSo2dQtJDj3dRVN+k0WjH5KxWZfkhVkQE4mzabSkXhge7bHBwoN4OVA2vMW0L8E1i5wURCAmR7+kkbDYZJZQT3D5zqKPcMdXHwpKW/6nKPu662c0lt5Jwezqpcne3iAE+kqJc2e9JNXQTb9d+tvAbJOQrfRQIiDHVyZNA=; X-UUID: 1fa8c31caca74f53a88b0330326d9194-20210307 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 537522247; Sun, 07 Mar 2021 18:15:25 -0800 Received: from MTKMBS31N1.mediatek.inc (172.27.4.69) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sun, 7 Mar 2021 18:11:30 -0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS31N1.mediatek.inc (172.27.4.69) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 8 Mar 2021 10:11:25 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 8 Mar 2021 10:11:25 +0800 Message-ID: <1615169484.316.10.camel@mhfsdcap03> Subject: Re: [PATCH v2,1/3] dt-bindings: media: mtk-vcodec: Separating mtk vcodec encoder node From: Irui Wang To: Rob Herring CC: Alexandre Courbot , Hans Verkuil , Tiffany Lin , "Andrew-CT Chen" , Mauro Carvalho Chehab , Matthias Brugger , "Tomasz Figa" , Hsin-Yi Wang , Maoguang Meng , Longfei Wang , Yunfei Dong , , , , , , , Date: Mon, 8 Mar 2021 10:11:24 +0800 In-Reply-To: <20210306204649.GA1177075@robh.at.kernel.org> References: <20210225073603.5881-1-irui.wang@mediatek.com> <20210306204649.GA1177075@robh.at.kernel.org> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 6D00D0A912102C7618451A84A1BD2A78131A232820F02B87C660563313B06FB92000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210308_021856_265342_97B3979F X-CRM114-Status: GOOD ( 32.34 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org On Sat, 2021-03-06 at 13:46 -0700, Rob Herring wrote: > On Thu, Feb 25, 2021 at 03:36:01PM +0800, Irui Wang wrote: > > Updates binding document since the avc and vp8 hardware encoder in > > MT8173 are now separated. Separate "mediatek,mt8173-vcodec-enc" to > > "mediatek,mt8173-vcodec-enc-vp8" and "mediatek,mt8173-vcodec-enc". > > This is not a compatible change. Please explain that here and why that's > okay (if it is). > Dear Rob, As the following commit message, this is a patch for smi cleaning up "mediatek,larb", or put the following message in the commit message: this patch separates the two devices, it's a preparing patch for adding device_link between the larbs and venc-device. It's mainly for fixing the problem: https://lkml.org/lkml/2019/9/3/316 Is this OK ? > > > > This is a preparing patch for smi cleaning up "mediatek,larb". > > > > Acked-by: Tiffany Lin > > Signed-off-by: Hsin-Yi Wang > > Signed-off-by: Maoguang Meng > > Signed-off-by: Irui Wang > > --- > > Change since v1: > > - rename compatible and device node > > --- > > .../bindings/media/mediatek-vcodec.txt | 55 ++++++++++--------- > > 1 file changed, 29 insertions(+), 26 deletions(-) > > > > diff --git a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt b/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > index 8217424fd4bd..03209cbd7540 100644 > > --- a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > +++ b/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > @@ -4,7 +4,9 @@ Mediatek Video Codec is the video codec hw present in Mediatek SoCs which > > supports high resolution encoding and decoding functionalities. > > > > Required properties: > > -- compatible : "mediatek,mt8173-vcodec-enc" for MT8173 encoder > > +- compatible : must be one of the following string: > > + "mediatek,mt8173-vcodec-enc-vp8" for mt8173 vp8 encoder. > > + "mediatek,mt8173-vcodec-enc" for mt8173 avc encoder. > > "mediatek,mt8183-vcodec-enc" for MT8183 encoder. > > "mediatek,mt8173-vcodec-dec" for MT8173 decoder. > > - reg : Physical base address of the video codec registers and length of > > @@ -13,10 +15,10 @@ Required properties: > > - mediatek,larb : must contain the local arbiters in the current Socs. > > - clocks : list of clock specifiers, corresponding to entries in > > the clock-names property. > > -- clock-names: encoder must contain "venc_sel_src", "venc_sel",, > > - "venc_lt_sel_src", "venc_lt_sel", decoder must contain "vcodecpll", > > - "univpll_d2", "clk_cci400_sel", "vdec_sel", "vdecpll", "vencpll", > > - "venc_lt_sel", "vdec_bus_clk_src". > > +- clock-names: > > + encoder must contain "venc_sel"; > > What happened to the other clocks? > > Seems like you are dropping what are parent clocks? That seems unrelated > to the VP8 split? If so, that's a separate change. Dear Rob, "venc_sel" is for avc encoder clock, "venc_sel_src" is its parent, we remove the parent because we set "assigned-clocks" and "assigned-clock-parents" same as venc_lt_sel" for vp8 encoder, we split the device node, so the clocks need split as well. or can we say: - clock-names: avc venc must contain "venc_sel"; vp8 venc must contain "venc_lt_sel"; Dear Alexandre, could you help to give some more suggestions about this? Thanks Best Regards > > > + decoder must contain "vcodecpll", "univpll_d2", "clk_cci400_sel", > > + "vdec_sel", "vdecpll", "vencpll", "venc_lt_sel", "vdec_bus_clk_src". > > - iommus : should point to the respective IOMMU block with master port as > > argument, see Documentation/devicetree/bindings/iommu/mediatek,iommu.txt > > for details. > > @@ -80,14 +82,10 @@ vcodec_dec: vcodec@16000000 { > > assigned-clock-rates = <0>, <0>, <0>, <1482000000>, <800000000>; > > }; > > > > - vcodec_enc: vcodec@18002000 { > > +vcodec_enc_avc: vcodec@18002000 { > > compatible = "mediatek,mt8173-vcodec-enc"; > > - reg = <0 0x18002000 0 0x1000>, /*VENC_SYS*/ > > - <0 0x19002000 0 0x1000>; /*VENC_LT_SYS*/ > > - interrupts = , > > - ; > > - mediatek,larb = <&larb3>, > > - <&larb5>; > > + reg = <0 0x18002000 0 0x1000>; > > + interrupts = ; > > iommus = <&iommu M4U_PORT_VENC_RCPU>, > > <&iommu M4U_PORT_VENC_REC>, > > <&iommu M4U_PORT_VENC_BSDMA>, > > @@ -98,8 +96,20 @@ vcodec_dec: vcodec@16000000 { > > <&iommu M4U_PORT_VENC_REF_LUMA>, > > <&iommu M4U_PORT_VENC_REF_CHROMA>, > > <&iommu M4U_PORT_VENC_NBM_RDMA>, > > - <&iommu M4U_PORT_VENC_NBM_WDMA>, > > - <&iommu M4U_PORT_VENC_RCPU_SET2>, > > + <&iommu M4U_PORT_VENC_NBM_WDMA>; > > + mediatek,larb = <&larb3>; > > + mediatek,vpu = <&vpu>; > > + clocks = <&topckgen CLK_TOP_VENC_SEL>; > > + clock-names = "venc_sel"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > > + }; > > + > > +vcodec_enc_vp8: vcodec@19002000 { > > + compatible = "mediatek,mt8173-vcodec-enc-vp8"; > > + reg = <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > > + interrupts = ; > > + iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > > <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > > <&iommu M4U_PORT_VENC_BSDMA_SET2>, > > <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > > @@ -108,17 +118,10 @@ vcodec_dec: vcodec@16000000 { > > <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > > <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > > <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > > + mediatek,larb = <&larb5>; > > mediatek,vpu = <&vpu>; > > - clocks = <&topckgen CLK_TOP_VENCPLL_D2>, > > - <&topckgen CLK_TOP_VENC_SEL>, > > - <&topckgen CLK_TOP_UNIVPLL1_D2>, > > - <&topckgen CLK_TOP_VENC_LT_SEL>; > > - clock-names = "venc_sel_src", > > - "venc_sel", > > - "venc_lt_sel_src", > > - "venc_lt_sel"; > > - assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>, > > - <&topckgen CLK_TOP_VENC_LT_SEL>; > > - assigned-clock-parents = <&topckgen CLK_TOP_VENCPLL_D2>, > > - <&topckgen CLK_TOP_UNIVPLL1_D2>; > > + clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > + clock-names = "venc_lt_sel"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>; > > }; > > -- > > 2.25.1 > > _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 66317C433DB for ; Mon, 8 Mar 2021 02:21:38 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id EEFE665141 for ; Mon, 8 Mar 2021 02:21:37 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org EEFE665141 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:CC:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=RU8kjWUJ7eD1rJTbOmWjcFu5TUQ3k7xPPPmuD80/Bt8=; b=F/1D5MqtwP9SZT/ompOoySkN+ Yt/cmntHm4JsSV/ggwf8Amh20GFMPAyUYCgDTTbN5/a3T55hXYO9xWpSHsXUfpOeeRo8vLNOoDirA qP2klB6zAKAdQaoyPyYKiZHtcCQdr+SUgPmZ4ozLBio3Sl92lIMxSVoq7H8IHytLKTWlB+GZpHdtG 3La9eU+MCGmfc6XtHJWBa9HfBxIZJcLp2m0aK3aSB0oV4U34hRulAC/hzKopzOYxcyjECwr0avmnA 1ik7GwZ9+6jcQ+cRKAYkRLhd4qQ60m8WIEats/sGI7RBYk8N7BMbjUp5gvQuVZTemSbe9paYeVaNc JL5vBHKqQ==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lJ5U8-00EYIc-Vm; Mon, 08 Mar 2021 02:19:05 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lJ5Ty-00EYGl-Ui; Mon, 08 Mar 2021 02:18:59 +0000 X-UUID: 1fa8c31caca74f53a88b0330326d9194-20210307 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=WARmp+G5Amaw16yL5UPtrSSIHvoPHKDE08RNLDiboJ8=; b=dCnnAvZSo2dQtJDj3dRVN+k0WjH5KxWZfkhVkQE4mzabSkXhge7bHBwoN4OVA2vMW0L8E1i5wURCAmR7+kkbDYZJZQT3D5zqKPcMdXHwpKW/6nKPu662c0lt5Jwezqpcne3iAE+kqJc2e9JNXQTb9d+tvAbJOQrfRQIiDHVyZNA=; X-UUID: 1fa8c31caca74f53a88b0330326d9194-20210307 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 537522247; Sun, 07 Mar 2021 18:15:25 -0800 Received: from MTKMBS31N1.mediatek.inc (172.27.4.69) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sun, 7 Mar 2021 18:11:30 -0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS31N1.mediatek.inc (172.27.4.69) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 8 Mar 2021 10:11:25 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 8 Mar 2021 10:11:25 +0800 Message-ID: <1615169484.316.10.camel@mhfsdcap03> Subject: Re: [PATCH v2,1/3] dt-bindings: media: mtk-vcodec: Separating mtk vcodec encoder node From: Irui Wang To: Rob Herring CC: Alexandre Courbot , Hans Verkuil , Tiffany Lin , "Andrew-CT Chen" , Mauro Carvalho Chehab , Matthias Brugger , "Tomasz Figa" , Hsin-Yi Wang , Maoguang Meng , Longfei Wang , Yunfei Dong , , , , , , , Date: Mon, 8 Mar 2021 10:11:24 +0800 In-Reply-To: <20210306204649.GA1177075@robh.at.kernel.org> References: <20210225073603.5881-1-irui.wang@mediatek.com> <20210306204649.GA1177075@robh.at.kernel.org> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 6D00D0A912102C7618451A84A1BD2A78131A232820F02B87C660563313B06FB92000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210308_021856_265342_97B3979F X-CRM114-Status: GOOD ( 32.34 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Sat, 2021-03-06 at 13:46 -0700, Rob Herring wrote: > On Thu, Feb 25, 2021 at 03:36:01PM +0800, Irui Wang wrote: > > Updates binding document since the avc and vp8 hardware encoder in > > MT8173 are now separated. Separate "mediatek,mt8173-vcodec-enc" to > > "mediatek,mt8173-vcodec-enc-vp8" and "mediatek,mt8173-vcodec-enc". > > This is not a compatible change. Please explain that here and why that's > okay (if it is). > Dear Rob, As the following commit message, this is a patch for smi cleaning up "mediatek,larb", or put the following message in the commit message: this patch separates the two devices, it's a preparing patch for adding device_link between the larbs and venc-device. It's mainly for fixing the problem: https://lkml.org/lkml/2019/9/3/316 Is this OK ? > > > > This is a preparing patch for smi cleaning up "mediatek,larb". > > > > Acked-by: Tiffany Lin > > Signed-off-by: Hsin-Yi Wang > > Signed-off-by: Maoguang Meng > > Signed-off-by: Irui Wang > > --- > > Change since v1: > > - rename compatible and device node > > --- > > .../bindings/media/mediatek-vcodec.txt | 55 ++++++++++--------- > > 1 file changed, 29 insertions(+), 26 deletions(-) > > > > diff --git a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt b/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > index 8217424fd4bd..03209cbd7540 100644 > > --- a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > +++ b/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > @@ -4,7 +4,9 @@ Mediatek Video Codec is the video codec hw present in Mediatek SoCs which > > supports high resolution encoding and decoding functionalities. > > > > Required properties: > > -- compatible : "mediatek,mt8173-vcodec-enc" for MT8173 encoder > > +- compatible : must be one of the following string: > > + "mediatek,mt8173-vcodec-enc-vp8" for mt8173 vp8 encoder. > > + "mediatek,mt8173-vcodec-enc" for mt8173 avc encoder. > > "mediatek,mt8183-vcodec-enc" for MT8183 encoder. > > "mediatek,mt8173-vcodec-dec" for MT8173 decoder. > > - reg : Physical base address of the video codec registers and length of > > @@ -13,10 +15,10 @@ Required properties: > > - mediatek,larb : must contain the local arbiters in the current Socs. > > - clocks : list of clock specifiers, corresponding to entries in > > the clock-names property. > > -- clock-names: encoder must contain "venc_sel_src", "venc_sel",, > > - "venc_lt_sel_src", "venc_lt_sel", decoder must contain "vcodecpll", > > - "univpll_d2", "clk_cci400_sel", "vdec_sel", "vdecpll", "vencpll", > > - "venc_lt_sel", "vdec_bus_clk_src". > > +- clock-names: > > + encoder must contain "venc_sel"; > > What happened to the other clocks? > > Seems like you are dropping what are parent clocks? That seems unrelated > to the VP8 split? If so, that's a separate change. Dear Rob, "venc_sel" is for avc encoder clock, "venc_sel_src" is its parent, we remove the parent because we set "assigned-clocks" and "assigned-clock-parents" same as venc_lt_sel" for vp8 encoder, we split the device node, so the clocks need split as well. or can we say: - clock-names: avc venc must contain "venc_sel"; vp8 venc must contain "venc_lt_sel"; Dear Alexandre, could you help to give some more suggestions about this? Thanks Best Regards > > > + decoder must contain "vcodecpll", "univpll_d2", "clk_cci400_sel", > > + "vdec_sel", "vdecpll", "vencpll", "venc_lt_sel", "vdec_bus_clk_src". > > - iommus : should point to the respective IOMMU block with master port as > > argument, see Documentation/devicetree/bindings/iommu/mediatek,iommu.txt > > for details. > > @@ -80,14 +82,10 @@ vcodec_dec: vcodec@16000000 { > > assigned-clock-rates = <0>, <0>, <0>, <1482000000>, <800000000>; > > }; > > > > - vcodec_enc: vcodec@18002000 { > > +vcodec_enc_avc: vcodec@18002000 { > > compatible = "mediatek,mt8173-vcodec-enc"; > > - reg = <0 0x18002000 0 0x1000>, /*VENC_SYS*/ > > - <0 0x19002000 0 0x1000>; /*VENC_LT_SYS*/ > > - interrupts = , > > - ; > > - mediatek,larb = <&larb3>, > > - <&larb5>; > > + reg = <0 0x18002000 0 0x1000>; > > + interrupts = ; > > iommus = <&iommu M4U_PORT_VENC_RCPU>, > > <&iommu M4U_PORT_VENC_REC>, > > <&iommu M4U_PORT_VENC_BSDMA>, > > @@ -98,8 +96,20 @@ vcodec_dec: vcodec@16000000 { > > <&iommu M4U_PORT_VENC_REF_LUMA>, > > <&iommu M4U_PORT_VENC_REF_CHROMA>, > > <&iommu M4U_PORT_VENC_NBM_RDMA>, > > - <&iommu M4U_PORT_VENC_NBM_WDMA>, > > - <&iommu M4U_PORT_VENC_RCPU_SET2>, > > + <&iommu M4U_PORT_VENC_NBM_WDMA>; > > + mediatek,larb = <&larb3>; > > + mediatek,vpu = <&vpu>; > > + clocks = <&topckgen CLK_TOP_VENC_SEL>; > > + clock-names = "venc_sel"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > > + }; > > + > > +vcodec_enc_vp8: vcodec@19002000 { > > + compatible = "mediatek,mt8173-vcodec-enc-vp8"; > > + reg = <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > > + interrupts = ; > > + iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > > <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > > <&iommu M4U_PORT_VENC_BSDMA_SET2>, > > <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > > @@ -108,17 +118,10 @@ vcodec_dec: vcodec@16000000 { > > <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > > <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > > <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > > + mediatek,larb = <&larb5>; > > mediatek,vpu = <&vpu>; > > - clocks = <&topckgen CLK_TOP_VENCPLL_D2>, > > - <&topckgen CLK_TOP_VENC_SEL>, > > - <&topckgen CLK_TOP_UNIVPLL1_D2>, > > - <&topckgen CLK_TOP_VENC_LT_SEL>; > > - clock-names = "venc_sel_src", > > - "venc_sel", > > - "venc_lt_sel_src", > > - "venc_lt_sel"; > > - assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>, > > - <&topckgen CLK_TOP_VENC_LT_SEL>; > > - assigned-clock-parents = <&topckgen CLK_TOP_VENCPLL_D2>, > > - <&topckgen CLK_TOP_UNIVPLL1_D2>; > > + clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > + clock-names = "venc_lt_sel"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>; > > }; > > -- > > 2.25.1 > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.2 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9224DC433E0 for ; Mon, 8 Mar 2021 02:12:40 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 588466514D for ; Mon, 8 Mar 2021 02:12:40 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232344AbhCHCMI (ORCPT ); Sun, 7 Mar 2021 21:12:08 -0500 Received: from mailgw02.mediatek.com ([1.203.163.81]:30929 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S232315AbhCHCLh (ORCPT ); Sun, 7 Mar 2021 21:11:37 -0500 X-UUID: 64f174b2d35a4c13a756d9f59fa67f73-20210308 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=WARmp+G5Amaw16yL5UPtrSSIHvoPHKDE08RNLDiboJ8=; b=YFSdi03C6PkHhJH1u3u3s0auj50rn3dLMa5BWG0YrQg0rcnG/AQnNgVV85HvqtRCJwfJ7S2UueWkN9ddSyVirLsDlcYCIxk16EfV9Of0wDq5pnfuegKdBNnzchm3rnfgRbDjLLCcEkS8mX4u8r2oq6cLMDVkHuHq+hVp7AcYvbo=; X-UUID: 64f174b2d35a4c13a756d9f59fa67f73-20210308 Received: from mtkcas35.mediatek.inc [(172.27.4.253)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1409625790; Mon, 08 Mar 2021 10:11:29 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS31N1.mediatek.inc (172.27.4.69) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 8 Mar 2021 10:11:25 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 8 Mar 2021 10:11:25 +0800 Message-ID: <1615169484.316.10.camel@mhfsdcap03> Subject: Re: [PATCH v2,1/3] dt-bindings: media: mtk-vcodec: Separating mtk vcodec encoder node From: Irui Wang To: Rob Herring CC: Alexandre Courbot , Hans Verkuil , Tiffany Lin , Andrew-CT Chen , Mauro Carvalho Chehab , Matthias Brugger , "Tomasz Figa" , Hsin-Yi Wang , Maoguang Meng , Longfei Wang , Yunfei Dong , , , , , , , Date: Mon, 8 Mar 2021 10:11:24 +0800 In-Reply-To: <20210306204649.GA1177075@robh.at.kernel.org> References: <20210225073603.5881-1-irui.wang@mediatek.com> <20210306204649.GA1177075@robh.at.kernel.org> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 6D00D0A912102C7618451A84A1BD2A78131A232820F02B87C660563313B06FB92000:8 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org T24gU2F0LCAyMDIxLTAzLTA2IGF0IDEzOjQ2IC0wNzAwLCBSb2IgSGVycmluZyB3cm90ZToNCj4g T24gVGh1LCBGZWIgMjUsIDIwMjEgYXQgMDM6MzY6MDFQTSArMDgwMCwgSXJ1aSBXYW5nIHdyb3Rl Og0KPiA+IFVwZGF0ZXMgYmluZGluZyBkb2N1bWVudCBzaW5jZSB0aGUgYXZjIGFuZCB2cDggaGFy ZHdhcmUgZW5jb2RlciBpbg0KPiA+IE1UODE3MyBhcmUgbm93IHNlcGFyYXRlZC4gU2VwYXJhdGUg Im1lZGlhdGVrLG10ODE3My12Y29kZWMtZW5jIiB0bw0KPiA+ICJtZWRpYXRlayxtdDgxNzMtdmNv ZGVjLWVuYy12cDgiIGFuZCAibWVkaWF0ZWssbXQ4MTczLXZjb2RlYy1lbmMiLg0KPiANCj4gVGhp cyBpcyBub3QgYSBjb21wYXRpYmxlIGNoYW5nZS4gUGxlYXNlIGV4cGxhaW4gdGhhdCBoZXJlIGFu ZCB3aHkgdGhhdCdzIA0KPiBva2F5IChpZiBpdCBpcykuDQo+IA0KRGVhciBSb2IsDQoNCkFzIHRo ZSBmb2xsb3dpbmcgY29tbWl0IG1lc3NhZ2UsIHRoaXMgaXMgYSBwYXRjaCBmb3Igc21pIGNsZWFu aW5nIHVwDQoibWVkaWF0ZWssbGFyYiIsIG9yIHB1dCB0aGUgZm9sbG93aW5nIG1lc3NhZ2UgaW4g dGhlIGNvbW1pdCBtZXNzYWdlOg0KDQp0aGlzIHBhdGNoIHNlcGFyYXRlcyB0aGUgdHdvIGRldmlj ZXMsIGl0J3MgYSBwcmVwYXJpbmcgcGF0Y2ggZm9yIGFkZGluZw0KZGV2aWNlX2xpbmsgYmV0d2Vl biB0aGUgbGFyYnMgYW5kIHZlbmMtZGV2aWNlLiBJdCdzIG1haW5seSBmb3IgZml4aW5nDQp0aGUg cHJvYmxlbToNCmh0dHBzOi8vbGttbC5vcmcvbGttbC8yMDE5LzkvMy8zMTYNCg0KSXMgdGhpcyBP SyA/DQo+ID4gDQo+ID4gVGhpcyBpcyBhIHByZXBhcmluZyBwYXRjaCBmb3Igc21pIGNsZWFuaW5n IHVwICJtZWRpYXRlayxsYXJiIi4NCj4gPiANCj4gPiBBY2tlZC1ieTogVGlmZmFueSBMaW4gPHRp ZmZhbnkubGluQG1lZGlhdGVrLmNvbT4NCj4gPiBTaWduZWQtb2ZmLWJ5OiBIc2luLVlpIFdhbmcg PGhzaW55aUBjaHJvbWl1bS5vcmc+DQo+ID4gU2lnbmVkLW9mZi1ieTogTWFvZ3VhbmcgTWVuZyA8 bWFvZ3VhbmcubWVuZ0BtZWRpYXRlay5jb20+DQo+ID4gU2lnbmVkLW9mZi1ieTogSXJ1aSBXYW5n IDxpcnVpLndhbmdAbWVkaWF0ZWsuY29tPg0KPiA+IC0tLQ0KPiA+IENoYW5nZSBzaW5jZSB2MToN Cj4gPiAtIHJlbmFtZSBjb21wYXRpYmxlIGFuZCBkZXZpY2Ugbm9kZQ0KPiA+IC0tLQ0KPiA+ICAu Li4vYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWstdmNvZGVjLnR4dCAgICAgICAgfCA1NSArKysrKysr KysrLS0tLS0tLS0tDQo+ID4gIDEgZmlsZSBjaGFuZ2VkLCAyOSBpbnNlcnRpb25zKCspLCAyNiBk ZWxldGlvbnMoLSkNCj4gPiANCj4gPiBkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0 cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLXZjb2RlYy50eHQgYi9Eb2N1bWVudGF0aW9uL2Rl dmljZXRyZWUvYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWstdmNvZGVjLnR4dA0KPiA+IGluZGV4IDgy MTc0MjRmZDRiZC4uMDMyMDljYmQ3NTQwIDEwMDY0NA0KPiA+IC0tLSBhL0RvY3VtZW50YXRpb24v ZGV2aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlay12Y29kZWMudHh0DQo+ID4gKysrIGIv RG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLXZjb2RlYy50 eHQNCj4gPiBAQCAtNCw3ICs0LDkgQEAgTWVkaWF0ZWsgVmlkZW8gQ29kZWMgaXMgdGhlIHZpZGVv IGNvZGVjIGh3IHByZXNlbnQgaW4gTWVkaWF0ZWsgU29DcyB3aGljaA0KPiA+ICBzdXBwb3J0cyBo aWdoIHJlc29sdXRpb24gZW5jb2RpbmcgYW5kIGRlY29kaW5nIGZ1bmN0aW9uYWxpdGllcy4NCj4g PiAgDQo+ID4gIFJlcXVpcmVkIHByb3BlcnRpZXM6DQo+ID4gLS0gY29tcGF0aWJsZSA6ICJtZWRp YXRlayxtdDgxNzMtdmNvZGVjLWVuYyIgZm9yIE1UODE3MyBlbmNvZGVyDQo+ID4gKy0gY29tcGF0 aWJsZSA6IG11c3QgYmUgb25lIG9mIHRoZSBmb2xsb3dpbmcgc3RyaW5nOg0KPiA+ICsgICJtZWRp YXRlayxtdDgxNzMtdmNvZGVjLWVuYy12cDgiIGZvciBtdDgxNzMgdnA4IGVuY29kZXIuDQo+ID4g KyAgIm1lZGlhdGVrLG10ODE3My12Y29kZWMtZW5jIiBmb3IgbXQ4MTczIGF2YyBlbmNvZGVyLg0K PiA+ICAgICJtZWRpYXRlayxtdDgxODMtdmNvZGVjLWVuYyIgZm9yIE1UODE4MyBlbmNvZGVyLg0K PiA+ICAgICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWRlYyIgZm9yIE1UODE3MyBkZWNvZGVyLg0K PiA+ICAtIHJlZyA6IFBoeXNpY2FsIGJhc2UgYWRkcmVzcyBvZiB0aGUgdmlkZW8gY29kZWMgcmVn aXN0ZXJzIGFuZCBsZW5ndGggb2YNCj4gPiBAQCAtMTMsMTAgKzE1LDEwIEBAIFJlcXVpcmVkIHBy b3BlcnRpZXM6DQo+ID4gIC0gbWVkaWF0ZWssbGFyYiA6IG11c3QgY29udGFpbiB0aGUgbG9jYWwg YXJiaXRlcnMgaW4gdGhlIGN1cnJlbnQgU29jcy4NCj4gPiAgLSBjbG9ja3MgOiBsaXN0IG9mIGNs b2NrIHNwZWNpZmllcnMsIGNvcnJlc3BvbmRpbmcgdG8gZW50cmllcyBpbg0KPiA+ICAgIHRoZSBj bG9jay1uYW1lcyBwcm9wZXJ0eS4NCj4gPiAtLSBjbG9jay1uYW1lczogZW5jb2RlciBtdXN0IGNv bnRhaW4gInZlbmNfc2VsX3NyYyIsICJ2ZW5jX3NlbCIsLA0KPiA+IC0gICJ2ZW5jX2x0X3NlbF9z cmMiLCAidmVuY19sdF9zZWwiLCBkZWNvZGVyIG11c3QgY29udGFpbiAidmNvZGVjcGxsIiwNCj4g PiAtICAidW5pdnBsbF9kMiIsICJjbGtfY2NpNDAwX3NlbCIsICJ2ZGVjX3NlbCIsICJ2ZGVjcGxs IiwgInZlbmNwbGwiLA0KPiA+IC0gICJ2ZW5jX2x0X3NlbCIsICJ2ZGVjX2J1c19jbGtfc3JjIi4N Cj4gPiArLSBjbG9jay1uYW1lczoNCj4gPiArICAgZW5jb2RlciBtdXN0IGNvbnRhaW4gInZlbmNf c2VsIjsNCj4gDQo+IFdoYXQgaGFwcGVuZWQgdG8gdGhlIG90aGVyIGNsb2Nrcz8NCj4gDQo+IFNl ZW1zIGxpa2UgeW91IGFyZSBkcm9wcGluZyB3aGF0IGFyZSBwYXJlbnQgY2xvY2tzPyBUaGF0IHNl ZW1zIHVucmVsYXRlZCANCj4gdG8gdGhlIFZQOCBzcGxpdD8gSWYgc28sIHRoYXQncyBhIHNlcGFy YXRlIGNoYW5nZS4NCg0KRGVhciBSb2IsDQoNCiJ2ZW5jX3NlbCIgaXMgZm9yIGF2YyBlbmNvZGVy IGNsb2NrLCAidmVuY19zZWxfc3JjIiBpcyBpdHMgcGFyZW50LCB3ZQ0KcmVtb3ZlIHRoZSBwYXJl bnQgYmVjYXVzZSB3ZSBzZXQgImFzc2lnbmVkLWNsb2NrcyIgYW5kDQoiYXNzaWduZWQtY2xvY2st cGFyZW50cyINCg0Kc2FtZSBhcyB2ZW5jX2x0X3NlbCIgZm9yIHZwOCBlbmNvZGVyLCB3ZSBzcGxp dCB0aGUgZGV2aWNlIG5vZGUsIHNvIHRoZQ0KY2xvY2tzIG5lZWQgc3BsaXQgYXMgd2VsbC4gb3Ig Y2FuIHdlIHNheToNCi0gY2xvY2stbmFtZXM6DQogICBhdmMgdmVuYyBtdXN0IGNvbnRhaW4gInZl bmNfc2VsIjsNCiAgIHZwOCB2ZW5jIG11c3QgY29udGFpbiAidmVuY19sdF9zZWwiOw0KDQpEZWFy IEFsZXhhbmRyZSwNCmNvdWxkIHlvdSBoZWxwIHRvIGdpdmUgc29tZSBtb3JlIHN1Z2dlc3Rpb25z IGFib3V0IHRoaXM/DQoNClRoYW5rcw0KQmVzdCBSZWdhcmRzDQo+IA0KPiA+ICsgICBkZWNvZGVy ICBtdXN0IGNvbnRhaW4gInZjb2RlY3BsbCIsICJ1bml2cGxsX2QyIiwgImNsa19jY2k0MDBfc2Vs IiwNCj4gPiArICAgInZkZWNfc2VsIiwgInZkZWNwbGwiLCAidmVuY3BsbCIsICJ2ZW5jX2x0X3Nl bCIsICJ2ZGVjX2J1c19jbGtfc3JjIi4NCj4gPiAgLSBpb21tdXMgOiBzaG91bGQgcG9pbnQgdG8g dGhlIHJlc3BlY3RpdmUgSU9NTVUgYmxvY2sgd2l0aCBtYXN0ZXIgcG9ydCBhcw0KPiA+ICAgIGFy Z3VtZW50LCBzZWUgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2lvbW11L21lZGlh dGVrLGlvbW11LnR4dA0KPiA+ICAgIGZvciBkZXRhaWxzLg0KPiA+IEBAIC04MCwxNCArODIsMTAg QEAgdmNvZGVjX2RlYzogdmNvZGVjQDE2MDAwMDAwIHsNCj4gPiAgICAgIGFzc2lnbmVkLWNsb2Nr LXJhdGVzID0gPDA+LCA8MD4sIDwwPiwgPDE0ODIwMDAwMDA+LCA8ODAwMDAwMDAwPjsNCj4gPiAg ICB9Ow0KPiA+ICANCj4gPiAtICB2Y29kZWNfZW5jOiB2Y29kZWNAMTgwMDIwMDAgew0KPiA+ICt2 Y29kZWNfZW5jX2F2YzogdmNvZGVjQDE4MDAyMDAwIHsNCj4gPiAgICAgIGNvbXBhdGlibGUgPSAi bWVkaWF0ZWssbXQ4MTczLXZjb2RlYy1lbmMiOw0KPiA+IC0gICAgcmVnID0gPDAgMHgxODAwMjAw MCAwIDB4MTAwMD4sICAgIC8qVkVOQ19TWVMqLw0KPiA+IC0gICAgICAgICAgPDAgMHgxOTAwMjAw MCAwIDB4MTAwMD47ICAgIC8qVkVOQ19MVF9TWVMqLw0KPiA+IC0gICAgaW50ZXJydXB0cyA9IDxH SUNfU1BJIDE5OCBJUlFfVFlQRV9MRVZFTF9MT1c+LA0KPiA+IC0JCSA8R0lDX1NQSSAyMDIgSVJR X1RZUEVfTEVWRUxfTE9XPjsNCj4gPiAtICAgIG1lZGlhdGVrLGxhcmIgPSA8JmxhcmIzPiwNCj4g PiAtCQkgICAgPCZsYXJiNT47DQo+ID4gKyAgICByZWcgPSA8MCAweDE4MDAyMDAwIDAgMHgxMDAw PjsNCj4gPiArICAgIGludGVycnVwdHMgPSA8R0lDX1NQSSAxOTggSVJRX1RZUEVfTEVWRUxfTE9X PjsNCj4gPiAgICAgIGlvbW11cyA9IDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SQ1BVPiwNCj4gPiAg ICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUM+LA0KPiA+ICAgICAgICAgICAg ICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX0JTRE1BPiwNCj4gPiBAQCAtOTgsOCArOTYsMjAgQEAg dmNvZGVjX2RlYzogdmNvZGVjQDE2MDAwMDAwIHsNCj4gPiAgICAgICAgICAgICAgIDwmaW9tbXUg TTRVX1BPUlRfVkVOQ19SRUZfTFVNQT4sDQo+ID4gICAgICAgICAgICAgICA8JmlvbW11IE00VV9Q T1JUX1ZFTkNfUkVGX0NIUk9NQT4sDQo+ID4gICAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JU X1ZFTkNfTkJNX1JETUE+LA0KPiA+IC0gICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5D X05CTV9XRE1BPiwNCj4gPiAtICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SQ1BV X1NFVDI+LA0KPiA+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX05CTV9XRE1B PjsNCj4gPiArICAgIG1lZGlhdGVrLGxhcmIgPSA8JmxhcmIzPjsNCj4gPiArICAgIG1lZGlhdGVr LHZwdSA9IDwmdnB1PjsNCj4gPiArICAgIGNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5D X1NFTD47DQo+ID4gKyAgICBjbG9jay1uYW1lcyA9ICJ2ZW5jX3NlbCI7DQo+ID4gKyAgICBhc3Np Z25lZC1jbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19TRUw+Ow0KPiA+ICsgICAgYXNz aWduZWQtY2xvY2stcGFyZW50cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WQ09ERUNQTEw+Ow0KPiA+ ICsgIH07DQo+ID4gKw0KPiA+ICt2Y29kZWNfZW5jX3ZwODogdmNvZGVjQDE5MDAyMDAwIHsNCj4g PiArICAgIGNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTczLXZjb2RlYy1lbmMtdnA4IjsNCj4g PiArICAgIHJlZyA9ICA8MCAweDE5MDAyMDAwIDAgMHgxMDAwPjsJLyogVkVOQ19MVF9TWVMgKi8N Cj4gPiArICAgIGludGVycnVwdHMgPSA8R0lDX1NQSSAyMDIgSVJRX1RZUEVfTEVWRUxfTE9XPjsN Cj4gPiArICAgIGlvbW11cyA9IDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SQ1BVX1NFVDI+LA0KPiA+ ICAgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFQ19GUk1fU0VUMj4sDQo+ID4g ICAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfQlNETUFfU0VUMj4sDQo+ID4gICAg ICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfU1ZfQ09NQV9TRVQyPiwNCj4gPiBAQCAt MTA4LDE3ICsxMTgsMTAgQEAgdmNvZGVjX2RlYzogdmNvZGVjQDE2MDAwMDAwIHsNCj4gPiAgICAg ICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19DVVJfQ0hST01BX1NFVDI+LA0KPiA+ICAg ICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFRl9MVU1BX1NFVDI+LA0KPiA+ICAg ICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFQ19DSFJPTUFfU0VUMj47DQo+ID4g KyAgICBtZWRpYXRlayxsYXJiID0gPCZsYXJiNT47DQo+ID4gICAgICBtZWRpYXRlayx2cHUgPSA8 JnZwdT47DQo+ID4gLSAgICBjbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ1BMTF9EMj4s DQo+ID4gLSAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19TRUw+LA0KPiA+IC0g ICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1VOSVZQTEwxX0QyPiwNCj4gPiAtICAgICAg ICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX0xUX1NFTD47DQo+ID4gLSAgICBjbG9jay1u YW1lcyA9ICJ2ZW5jX3NlbF9zcmMiLA0KPiA+IC0gICAgICAgICAgICAgICAgICAidmVuY19zZWwi LA0KPiA+IC0gICAgICAgICAgICAgICAgICAidmVuY19sdF9zZWxfc3JjIiwNCj4gPiAtICAgICAg ICAgICAgICAgICAgInZlbmNfbHRfc2VsIjsNCj4gPiAtICAgIGFzc2lnbmVkLWNsb2NrcyA9IDwm dG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD4sDQo+ID4gLSAgICAgICAgICAgICAgICAgICAgICA8 JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19MVF9TRUw+Ow0KPiA+IC0gICAgYXNzaWduZWQtY2xvY2st cGFyZW50cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DUExMX0QyPiwNCj4gPiAtICAgICAgICAg ICAgICAgICAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVU5JVlBMTDFfRDI+Ow0KPiA+ ICsgICAgY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNfTFRfU0VMPjsNCj4gPiArICAg IGNsb2NrLW5hbWVzID0gInZlbmNfbHRfc2VsIjsNCj4gPiArICAgIGFzc2lnbmVkLWNsb2NrcyA9 IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX0xUX1NFTD47DQo+ID4gKyAgICBhc3NpZ25lZC1jbG9j ay1wYXJlbnRzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTF8zNzBQNT47DQo+ID4gICAg fTsNCj4gPiAtLSANCj4gPiAyLjI1LjENCj4gPiANCg0K