From: Binbin Wu <binbin.wu@linux.intel.com>
To: kvm@vger.kernel.org
Cc: seanjc@google.com, pbonzini@redhat.com, chao.gao@intel.com,
robert.hu@linux.intel.com
Subject: Re: [kvm-unit-tests v4 4/4] x86: Add test case for INVVPID with LAM
Date: Tue, 9 May 2023 09:38:39 +0800 [thread overview]
Message-ID: <198546a7-7ffd-480f-c4e9-17196cd2884d@linux.intel.com> (raw)
In-Reply-To: <20230504084751.968-5-binbin.wu@linux.intel.com>
On 5/4/2023 4:47 PM, Binbin Wu wrote:
> When LAM is on, the linear address of INVVPID operand can contain
> metadata, and the linear address in the INVVPID descriptor can
> contain metadata.
>
> The added cases use tagged descriptor address or/and tagged target
> invalidation address to make sure the behaviors are expected when
> LAM is on.
> Also, INVVPID cases can be used as the common test cases for VMX
> instruction VMExits.
>
> Signed-off-by: Binbin Wu <binbin.wu@linux.intel.com>
> Reviewed-by: Chao Gao <chao.gao@intel.com>
> ---
> x86/vmx_tests.c | 52 ++++++++++++++++++++++++++++++++++++++++++++++++-
> 1 file changed, 51 insertions(+), 1 deletion(-)
>
> diff --git a/x86/vmx_tests.c b/x86/vmx_tests.c
> index 217befe..678c9ec 100644
> --- a/x86/vmx_tests.c
> +++ b/x86/vmx_tests.c
> @@ -3225,6 +3225,54 @@ static void invvpid_test_not_in_vmx_operation(void)
> TEST_ASSERT(!vmx_on());
> }
>
> +/* LAM applies to the target address inside the descriptor of invvpid */
> +static void invvpid_test_lam(void)
> +{
> + void *vaddr;
> + struct invvpid_operand *operand;
> + u64 lam_mask = LAM48_MASK;
> + bool fault;
> +
> + if (!this_cpu_has(X86_FEATURE_LAM)) {
> + report_skip("LAM is not supported, skip INVVPID with LAM");
> + return;
> + }
> + write_cr4_safe(read_cr4() | X86_CR4_LAM_SUP);
> +
> + if (this_cpu_has(X86_FEATURE_LA57) && read_cr4() & X86_CR4_LA57)
> + lam_mask = LAM57_MASK;
> +
> + vaddr = alloc_vpage();
> + install_page(current_page_table(), virt_to_phys(alloc_page()), vaddr);
> + /*
> + * Since the stack memory address in KUT doesn't follow kernel address
> + * space partition rule, reuse the memory address for descriptor and
> + * the target address in the descriptor of invvpid.
> + */
> + operand = (struct invvpid_operand *)vaddr;
> + operand->vpid = 0xffff;
> + operand->gla = (u64)vaddr;
> +
> + operand = (struct invvpid_operand *)vaddr;
> + operand->gla = set_la_non_canonical(operand->gla, lam_mask);
> + fault = test_for_exception(GP_VECTOR, ds_invvpid, operand);
> + report(!fault, "INVVPID (LAM on): untagged pointer + tagged addr");
> +
> + operand = (struct invvpid_operand *)set_la_non_canonical((u64)operand,
> + lam_mask);
> + operand->gla = (u64)vaddr;
> + fault = test_for_exception(GP_VECTOR, ds_invvpid, operand);
> + report(!fault, "INVVPID (LAM on): tagged pointer + untagged addr");
> +
> + operand = (struct invvpid_operand *)set_la_non_canonical((u64)operand,
> + lam_mask);
> + operand->gla = set_la_non_canonical(operand->gla, lam_mask);
> + fault = test_for_exception(GP_VECTOR, ds_invvpid, operand);
> + report(!fault, "INVVPID (LAM on): tagged pointer + tagged addr");
The test cases designed for invvpid with LAM is not right.
Will use two test cases to test invvpid when LAM is activated:
One to test with tagged operand expecting no #GP.
The other one to test with tagged target address inside the descriptor
expecting failure and VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID set in
VMX_INST_ERROR field of VMCS.
The new test code proposed as below:
....
operand = (struct invvpid_operand *)vaddr;
operand->vpid = 0xffff;
operand->gla = (u64)vaddr;
operand = (struct invvpid_operand *)set_la_non_canonical((u64)operand,
lam_mask);
fault = test_for_exception(GP_VECTOR, ds_invvpid, operand);
report(!fault, "INVVPID (LAM on): tagged operand");
/*
* LAM doesn't apply to the address inside the descriptor, expected
* failure and VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID set in
* VMX_INST_ERROR.
*/
try_invvpid(INVVPID_ADDR, 0xffff, NONCANONICAL);
> +
> + write_cr4_safe(read_cr4() & ~X86_CR4_LAM_SUP);
> +}
> +
> /*
> * This does not test real-address mode, virtual-8086 mode, protected mode,
> * or CPL > 0.
> @@ -3274,8 +3322,10 @@ static void invvpid_test(void)
> /*
> * The gla operand is only validated for single-address INVVPID.
> */
> - if (types & (1u << INVVPID_ADDR))
> + if (types & (1u << INVVPID_ADDR)) {
> try_invvpid(INVVPID_ADDR, 0xffff, NONCANONICAL);
> + invvpid_test_lam();
> + }
>
> invvpid_test_gp();
> invvpid_test_ss();
prev parent reply other threads:[~2023-05-09 1:38 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-04 8:47 [kvm-unit-tests v4 0/4] x86: Add test cases for LAM Binbin Wu
2023-05-04 8:47 ` [kvm-unit-tests v4 1/4] x86: Allow setting of CR3 LAM bits if LAM supported Binbin Wu
2023-05-04 8:47 ` [kvm-unit-tests v4 2/4] x86: Add test case for LAM_SUP Binbin Wu
2023-05-04 8:47 ` [kvm-unit-tests v4 3/4] x86: Add test cases for LAM_{U48,U57} Binbin Wu
2023-05-04 8:47 ` [kvm-unit-tests v4 4/4] x86: Add test case for INVVPID with LAM Binbin Wu
2023-05-09 1:38 ` Binbin Wu [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=198546a7-7ffd-480f-c4e9-17196cd2884d@linux.intel.com \
--to=binbin.wu@linux.intel.com \
--cc=chao.gao@intel.com \
--cc=kvm@vger.kernel.org \
--cc=pbonzini@redhat.com \
--cc=robert.hu@linux.intel.com \
--cc=seanjc@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.