All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20025536.189101284698605181.JavaMail.weblogic@epml03>

diff --git a/a/1.txt b/N1/1.txt
index eaf37e3..522643b 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -10,10 +10,10 @@ Hi,
 > >
 > > Signed-off-by: Jaecheol Lee <jc.lee@samsung.com>
 > > ---
-> >  arch/arm/mach-s5pv210/cpufreq.c |  415
+> > ?arch/arm/mach-s5pv210/cpufreq.c | ?415
 > +++++++++++++++++++++++++++++++++++++++
-> >  1 files changed, 415 insertions(+), 0 deletions(-)
-> >  create mode 100644 arch/arm/mach-s5pv210/cpufreq.c
+> > ?1 files changed, 415 insertions(+), 0 deletions(-)
+> > ?create mode 100644 arch/arm/mach-s5pv210/cpufreq.c
 > >
 > > diff --git a/arch/arm/mach-s5pv210/cpufreq.c b/arch/arm/mach-
 > s5pv210/cpufreq.c
@@ -23,35 +23,35 @@ Hi,
 > (snip)
 > 
 > > +static int s5pv210_target(struct cpufreq_policy *policy,
-> > +                         unsigned int target_freq,
-> > +                         unsigned int relation)
+> > + ? ? ? ? ? ? ? ? ? ? ? ? unsigned int target_freq,
+> > + ? ? ? ? ? ? ? ? ? ? ? ? unsigned int relation)
 > > +{
-> > +       unsigned long reg;
-> > +       unsigned int index, priv_index;
-> > +       unsigned int pll_changing = 0;
-> > +       unsigned int bus_speed_changing = 0;
+> > + ? ? ? unsigned long reg;
+> > + ? ? ? unsigned int index, priv_index;
+> > + ? ? ? unsigned int pll_changing = 0;
+> > + ? ? ? unsigned int bus_speed_changing = 0;
 > > +
-> > +       freqs.old = s5pv210_getspeed ;
+> > + ? ? ? freqs.old = s5pv210_getspeed ;
 > > +
-> > +       if (cpufreq_frequency_table_target(policy, s5pv210_freq_table,
-> > +                                          target_freq, relation, &index))
-> > +               return -EINVAL;
+> > + ? ? ? if (cpufreq_frequency_table_target(policy, s5pv210_freq_table,
+> > + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?target_freq, relation, &index))
+> > + ? ? ? ? ? ? ? return -EINVAL;
 > > +
-> > +       freqs.new = s5pv210_freq_table[index].frequency;
-> > +       freqs.cpu = 0;
+> > + ? ? ? freqs.new = s5pv210_freq_table[index].frequency;
+> > + ? ? ? freqs.cpu = 0;
 > > +
-> > +       if (freqs.new == freqs.old)
-> > +               return 0;
+> > + ? ? ? if (freqs.new == freqs.old)
+> > + ? ? ? ? ? ? ? return 0;
 > > +
-> > +       /* Finding current running level index */
-> > +       if (cpufreq_frequency_table_target(policy, s5pv210_freq_table,
-> > +                                          freqs.old, relation, &priv_index))
-> > +               return -EINVAL;
+> > + ? ? ? /* Finding current running level index */
+> > + ? ? ? if (cpufreq_frequency_table_target(policy, s5pv210_freq_table,
+> > + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?freqs.old, relation, &priv_index))
+> > + ? ? ? ? ? ? ? return -EINVAL;
 > > +
-> > +       cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);
+> > + ? ? ? cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);
 > > +
-> > +       if (freqs.new > freqs.old) {
-> > +               /* Voltage up: will be implemented */
+> > + ? ? ? if (freqs.new > freqs.old) {
+> > + ? ? ? ? ? ? ? /* Voltage up: will be implemented */
 > 
 > This could be crucial to the system stability. It is usually not optional.
 > 
@@ -63,28 +63,28 @@ Actually, tested its functionality on the SMDK with max8698 PMIC driver internal
 So this feature has been removed in this patch...
 Anyway, will be implemented after submitting max8698 later.
 
-> > +       }
+> > + ? ? ? }
 > > +
-> > +       /* Check if there need to change PLL */
-> > +       if ((index == L0) || (priv_index == L0))
-> > +               pll_changing = 1;
+> > + ? ? ? /* Check if there need to change PLL */
+> > + ? ? ? if ((index == L0) || (priv_index == L0))
+> > + ? ? ? ? ? ? ? pll_changing = 1;
 > > +
-> > +       /* Check if there need to change System bus clock */
-> > +       if ((index == L4) || (priv_index == L4))
-> > +               bus_speed_changing = 1;
+> > + ? ? ? /* Check if there need to change System bus clock */
+> > + ? ? ? if ((index == L4) || (priv_index == L4))
+> > + ? ? ? ? ? ? ? bus_speed_changing = 1;
 > > +
-> > +       if (bus_speed_changing) {
-> > +               /*
-> > +                * Reconfigure DRAM refresh counter value for minimum
-> > +                * temporary clock while changing divider.
-> > +                * expected clock is 83Mhz : 7.8usec/(1/83Mhz) = 0x287
-> > +                */
-> > +               if (pll_changing)
-> > +                       __raw_writel(0x287, S5P_VA_DMC1 + 0x30);
-> > +               else
-> > +                       __raw_writel(0x30c, S5P_VA_DMC1 + 0x30);
+> > + ? ? ? if (bus_speed_changing) {
+> > + ? ? ? ? ? ? ? /*
+> > + ? ? ? ? ? ? ? ?* Reconfigure DRAM refresh counter value for minimum
+> > + ? ? ? ? ? ? ? ?* temporary clock while changing divider.
+> > + ? ? ? ? ? ? ? ?* expected clock is 83Mhz : 7.8usec/(1/83Mhz) = 0x287
+> > + ? ? ? ? ? ? ? ?*/
+> > + ? ? ? ? ? ? ? if (pll_changing)
+> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x287, S5P_VA_DMC1 + 0x30);
+> > + ? ? ? ? ? ? ? else
+> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x30c, S5P_VA_DMC1 + 0x30);
 > > +
-> > +               __raw_writel(0x287, S5P_VA_DMC0 + 0x30);
+> > + ? ? ? ? ? ? ? __raw_writel(0x287, S5P_VA_DMC0 + 0x30);
 > 
 > It'd be better to set values based on the real MPLL, APLL clock
 > speeds, not hard-coding them.
@@ -95,22 +95,22 @@ Will modify.
 (snip)
 
 > > +
-> > +               /* Reconfigure DRAM refresh counter value */
-> > +               if (index != L4) {
-> > +                       /*
-> > +                        * DMC0 : 166Mhz
-> > +                        * DMC1 : 200Mhz
-> > +                        */
-> > +                       __raw_writel(0x618, S5P_VA_DMC1 + 0x30);
-> > +                       __raw_writel(0x50e, S5P_VA_DMC0 + 0x30);
-> > +               } else {
-> > +                       /*
-> > +                        * DMC0 : 83Mhz
-> > +                        * DMC1 : 100Mhz
-> > +                        */
-> > +                       __raw_writel(0x30c, S5P_VA_DMC1 + 0x30);
-> > +                       __raw_writel(0x287, S5P_VA_DMC0 + 0x30);
-> > +               }
+> > + ? ? ? ? ? ? ? /* Reconfigure DRAM refresh counter value */
+> > + ? ? ? ? ? ? ? if (index != L4) {
+> > + ? ? ? ? ? ? ? ? ? ? ? /*
+> > + ? ? ? ? ? ? ? ? ? ? ? ?* DMC0 : 166Mhz
+> > + ? ? ? ? ? ? ? ? ? ? ? ?* DMC1 : 200Mhz
+> > + ? ? ? ? ? ? ? ? ? ? ? ?*/
+> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x618, S5P_VA_DMC1 + 0x30);
+> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x50e, S5P_VA_DMC0 + 0x30);
+> > + ? ? ? ? ? ? ? } else {
+> > + ? ? ? ? ? ? ? ? ? ? ? /*
+> > + ? ? ? ? ? ? ? ? ? ? ? ?* DMC0 : 83Mhz
+> > + ? ? ? ? ? ? ? ? ? ? ? ?* DMC1 : 100Mhz
+> > + ? ? ? ? ? ? ? ? ? ? ? ?*/
+> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x30c, S5P_VA_DMC1 + 0x30);
+> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x287, S5P_VA_DMC0 + 0x30);
+> > + ? ? ? ? ? ? ? }
 > 
 > Same here. It'd better not be hard coded. We can't sure about the
 > clock speeds for different boards.
@@ -118,15 +118,15 @@ Will modify.
 
 Will modify.
  
-> > +       }
+> > + ? ? ? }
 > > +
-> > +       if (freqs.new < freqs.old) {
-> > +               /* Voltage down: will be implemented */
-> > +       }
+> > + ? ? ? if (freqs.new < freqs.old) {
+> > + ? ? ? ? ? ? ? /* Voltage down: will be implemented */
+> > + ? ? ? }
 > > +
-> > +       cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);
+> > + ? ? ? cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);
 > > +
-> > +       printk(KERN_INFO "Perf changed[L%d]\n", index);
+> > + ? ? ? printk(KERN_INFO "Perf changed[L%d]\n", index);
 > 
 > This may incur too many clutters.
 > 
diff --git a/a/content_digest b/N1/content_digest
index b526a42..8335ea5 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,11 +1,7 @@
- "From\0JaeCheol Lee <jc.lee@samsung.com>\0"
- "Subject\0RE: [PATCH 4/5] ARM: S5PV210: Add support CPUFREQ\0"
+ "From\0jc.lee@samsung.com (JaeCheol Lee)\0"
+ "Subject\0[PATCH 4/5] ARM: S5PV210: Add support CPUFREQ\0"
  "Date\0Fri, 17 Sep 2010 04:43:25 +0000 (GMT)\0"
- "To\0myungjoo.ham@samsung.com\0"
- "Cc\0linux-arm-kernel@lists.infradead.org"
-  linux-samsung-soc@vger.kernel.org
-  ben-linux@fluff.org
- " kgene.kim@samsung.com\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "MyungJoo Ham wrote:\n"
@@ -20,10 +16,10 @@
  "> >\n"
  "> > Signed-off-by: Jaecheol Lee <jc.lee@samsung.com>\n"
  "> > ---\n"
- "> > \302\240arch/arm/mach-s5pv210/cpufreq.c | \302\240415\n"
+ "> > ?arch/arm/mach-s5pv210/cpufreq.c | ?415\n"
  "> +++++++++++++++++++++++++++++++++++++++\n"
- "> > \302\2401 files changed, 415 insertions(+), 0 deletions(-)\n"
- "> > \302\240create mode 100644 arch/arm/mach-s5pv210/cpufreq.c\n"
+ "> > ?1 files changed, 415 insertions(+), 0 deletions(-)\n"
+ "> > ?create mode 100644 arch/arm/mach-s5pv210/cpufreq.c\n"
  "> >\n"
  "> > diff --git a/arch/arm/mach-s5pv210/cpufreq.c b/arch/arm/mach-\n"
  "> s5pv210/cpufreq.c\n"
@@ -33,35 +29,35 @@
  "> (snip)\n"
  "> \n"
  "> > +static int s5pv210_target(struct cpufreq_policy *policy,\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 unsigned int target_freq,\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 unsigned int relation)\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ? unsigned int target_freq,\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ? unsigned int relation)\n"
  "> > +{\n"
- "> > + \302\240 \302\240 \302\240 unsigned long reg;\n"
- "> > + \302\240 \302\240 \302\240 unsigned int index, priv_index;\n"
- "> > + \302\240 \302\240 \302\240 unsigned int pll_changing = 0;\n"
- "> > + \302\240 \302\240 \302\240 unsigned int bus_speed_changing = 0;\n"
+ "> > + ? ? ? unsigned long reg;\n"
+ "> > + ? ? ? unsigned int index, priv_index;\n"
+ "> > + ? ? ? unsigned int pll_changing = 0;\n"
+ "> > + ? ? ? unsigned int bus_speed_changing = 0;\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 freqs.old = s5pv210_getspeed ;\n"
+ "> > + ? ? ? freqs.old = s5pv210_getspeed ;\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 if (cpufreq_frequency_table_target(policy, s5pv210_freq_table,\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240target_freq, relation, &index))\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 return -EINVAL;\n"
+ "> > + ? ? ? if (cpufreq_frequency_table_target(policy, s5pv210_freq_table,\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?target_freq, relation, &index))\n"
+ "> > + ? ? ? ? ? ? ? return -EINVAL;\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 freqs.new = s5pv210_freq_table[index].frequency;\n"
- "> > + \302\240 \302\240 \302\240 freqs.cpu = 0;\n"
+ "> > + ? ? ? freqs.new = s5pv210_freq_table[index].frequency;\n"
+ "> > + ? ? ? freqs.cpu = 0;\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 if (freqs.new == freqs.old)\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 return 0;\n"
+ "> > + ? ? ? if (freqs.new == freqs.old)\n"
+ "> > + ? ? ? ? ? ? ? return 0;\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 /* Finding current running level index */\n"
- "> > + \302\240 \302\240 \302\240 if (cpufreq_frequency_table_target(policy, s5pv210_freq_table,\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240freqs.old, relation, &priv_index))\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 return -EINVAL;\n"
+ "> > + ? ? ? /* Finding current running level index */\n"
+ "> > + ? ? ? if (cpufreq_frequency_table_target(policy, s5pv210_freq_table,\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?freqs.old, relation, &priv_index))\n"
+ "> > + ? ? ? ? ? ? ? return -EINVAL;\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);\n"
+ "> > + ? ? ? cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 if (freqs.new > freqs.old) {\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 /* Voltage up: will be implemented */\n"
+ "> > + ? ? ? if (freqs.new > freqs.old) {\n"
+ "> > + ? ? ? ? ? ? ? /* Voltage up: will be implemented */\n"
  "> \n"
  "> This could be crucial to the system stability. It is usually not optional.\n"
  "> \n"
@@ -73,28 +69,28 @@
  "So this feature has been removed in this patch...\n"
  "Anyway, will be implemented after submitting max8698 later.\n"
  "\n"
- "> > + \302\240 \302\240 \302\240 }\n"
+ "> > + ? ? ? }\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 /* Check if there need to change PLL */\n"
- "> > + \302\240 \302\240 \302\240 if ((index == L0) || (priv_index == L0))\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 pll_changing = 1;\n"
+ "> > + ? ? ? /* Check if there need to change PLL */\n"
+ "> > + ? ? ? if ((index == L0) || (priv_index == L0))\n"
+ "> > + ? ? ? ? ? ? ? pll_changing = 1;\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 /* Check if there need to change System bus clock */\n"
- "> > + \302\240 \302\240 \302\240 if ((index == L4) || (priv_index == L4))\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 bus_speed_changing = 1;\n"
+ "> > + ? ? ? /* Check if there need to change System bus clock */\n"
+ "> > + ? ? ? if ((index == L4) || (priv_index == L4))\n"
+ "> > + ? ? ? ? ? ? ? bus_speed_changing = 1;\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 if (bus_speed_changing) {\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 /*\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240* Reconfigure DRAM refresh counter value for minimum\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240* temporary clock while changing divider.\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240* expected clock is 83Mhz : 7.8usec/(1/83Mhz) = 0x287\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240*/\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 if (pll_changing)\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 __raw_writel(0x287, S5P_VA_DMC1 + 0x30);\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 else\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 __raw_writel(0x30c, S5P_VA_DMC1 + 0x30);\n"
+ "> > + ? ? ? if (bus_speed_changing) {\n"
+ "> > + ? ? ? ? ? ? ? /*\n"
+ "> > + ? ? ? ? ? ? ? ?* Reconfigure DRAM refresh counter value for minimum\n"
+ "> > + ? ? ? ? ? ? ? ?* temporary clock while changing divider.\n"
+ "> > + ? ? ? ? ? ? ? ?* expected clock is 83Mhz : 7.8usec/(1/83Mhz) = 0x287\n"
+ "> > + ? ? ? ? ? ? ? ?*/\n"
+ "> > + ? ? ? ? ? ? ? if (pll_changing)\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x287, S5P_VA_DMC1 + 0x30);\n"
+ "> > + ? ? ? ? ? ? ? else\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x30c, S5P_VA_DMC1 + 0x30);\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 __raw_writel(0x287, S5P_VA_DMC0 + 0x30);\n"
+ "> > + ? ? ? ? ? ? ? __raw_writel(0x287, S5P_VA_DMC0 + 0x30);\n"
  "> \n"
  "> It'd be better to set values based on the real MPLL, APLL clock\n"
  "> speeds, not hard-coding them.\n"
@@ -105,22 +101,22 @@
  "(snip)\n"
  "\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 /* Reconfigure DRAM refresh counter value */\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 if (index != L4) {\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 /*\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240* DMC0 : 166Mhz\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240* DMC1 : 200Mhz\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240*/\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 __raw_writel(0x618, S5P_VA_DMC1 + 0x30);\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 __raw_writel(0x50e, S5P_VA_DMC0 + 0x30);\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 } else {\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 /*\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240* DMC0 : 83Mhz\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240* DMC1 : 100Mhz\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240*/\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 __raw_writel(0x30c, S5P_VA_DMC1 + 0x30);\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 __raw_writel(0x287, S5P_VA_DMC0 + 0x30);\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 }\n"
+ "> > + ? ? ? ? ? ? ? /* Reconfigure DRAM refresh counter value */\n"
+ "> > + ? ? ? ? ? ? ? if (index != L4) {\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? /*\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ?* DMC0 : 166Mhz\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ?* DMC1 : 200Mhz\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ?*/\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x618, S5P_VA_DMC1 + 0x30);\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x50e, S5P_VA_DMC0 + 0x30);\n"
+ "> > + ? ? ? ? ? ? ? } else {\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? /*\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ?* DMC0 : 83Mhz\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ?* DMC1 : 100Mhz\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? ?*/\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x30c, S5P_VA_DMC1 + 0x30);\n"
+ "> > + ? ? ? ? ? ? ? ? ? ? ? __raw_writel(0x287, S5P_VA_DMC0 + 0x30);\n"
+ "> > + ? ? ? ? ? ? ? }\n"
  "> \n"
  "> Same here. It'd better not be hard coded. We can't sure about the\n"
  "> clock speeds for different boards.\n"
@@ -128,15 +124,15 @@
  "\n"
  "Will modify.\n"
  " \n"
- "> > + \302\240 \302\240 \302\240 }\n"
+ "> > + ? ? ? }\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 if (freqs.new < freqs.old) {\n"
- "> > + \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 \302\240 /* Voltage down: will be implemented */\n"
- "> > + \302\240 \302\240 \302\240 }\n"
+ "> > + ? ? ? if (freqs.new < freqs.old) {\n"
+ "> > + ? ? ? ? ? ? ? /* Voltage down: will be implemented */\n"
+ "> > + ? ? ? }\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);\n"
+ "> > + ? ? ? cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);\n"
  "> > +\n"
- "> > + \302\240 \302\240 \302\240 printk(KERN_INFO \"Perf changed[L%d]\\n\", index);\n"
+ "> > + ? ? ? printk(KERN_INFO \"Perf changed[L%d]\\n\", index);\n"
  "> \n"
  "> This may incur too many clutters.\n"
  "> \n"
@@ -147,4 +143,4 @@
  "\n"
  Thanks.
 
-b307b1d434f4198d00faa3f73429e4ab00f1af0a808cf7bd7f2859f8740dd612
+3bf67795c3e69c9b1ed16113414179c405750e888dafe35605f24f75711b9f9e

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.