All of lore.kernel.org
 help / color / mirror / Atom feed
From: Olivier Galibert <galibert@pobox.com>
To: James Bottomley <James.Bottomley@SteelEye.com>
Cc: SCSI Mailing List <linux-scsi@vger.kernel.org>,
	"Hack inc." <linux-kernel@vger.kernel.org>
Subject: Re: Infinite interrupt loop, INTSTAT = 0
Date: Mon, 3 Oct 2005 15:42:10 +0200	[thread overview]
Message-ID: <20051003134210.GA10641@dspnet.fr.eu.org> (raw)
In-Reply-To: <1128175434.4921.9.camel@mulgrave>

On Sat, Oct 01, 2005 at 09:03:54AM -0500, James Bottomley wrote:
> The first thing to try here is to bring the offset down to 63 like all
> the other devices.  You can do this by
> 
> echo 63 > /sys/class/spi_transport/target1\:0\:0/max_offset
> echo 1 > /sys/class/spi_transport/target1\:0\:0/revalidate
> 
> Which should retrigger the above domain validation but this time come
> back with an offset of 63.

Well, retriggering the DV blows:

Oct  3 15:39:03 m82 kernel:  target1:0:0: Beginning Domain Validation
Oct  3 15:39:03 m82 kernel:  target1:0:0: asynchronous.
Oct  3 15:39:03 m82 kernel: scsi1: Returning to Idle Loop
Oct  3 15:39:13 m82 kernel: scsi1:0:0:0: Attempting to queue an ABORT message:CDB: 0x12 0x0 0x0 0x0 0x62 0x0
Oct  3 15:39:13 m82 kernel: scsi1: At time of recovery, card was not paused
Oct  3 15:39:13 m82 kernel: >>>>>>>>>>>>>>>>>> Dump Card State Begins <<<<<<<<<<<<<<<<<
Oct  3 15:39:13 m82 kernel: scsi1: Dumping Card State at program address 0x26 Mode 0x22
Oct  3 15:39:13 m82 kernel: Card was paused
Oct  3 15:39:13 m82 kernel: HS_MAILBOX[0x0] INTCTL[0x80] SEQINTSTAT[0x0] SAVED_MODE[0x11] 
Oct  3 15:39:13 m82 kernel: DFFSTAT[0x33] SCSISIGI[0x86] SCSIPHASE[0x10] SCSIBUS[0x0] 
Oct  3 15:39:13 m82 kernel: LASTPHASE[0x1] SCSISEQ0[0x0] SCSISEQ1[0x12] SEQCTL0[0x0] 
Oct  3 15:39:13 m82 kernel: SEQINTCTL[0x0] SEQ_FLAGS[0xc0] SEQ_FLAGS2[0x0] 
Oct  3 15:39:13 m82 kernel: SSTAT0[0x2] SSTAT1[0x19] SSTAT2[0x0] SSTAT3[0x0] 
Oct  3 15:39:13 m82 kernel: PERRDIAG[0xc0] SIMODE1[0xac] LQISTAT0[0x0] LQISTAT1[0x0] 
Oct  3 15:39:13 m82 kernel: LQISTAT2[0x0] LQOSTAT0[0x0] LQOSTAT1[0x0] LQOSTAT2[0x0] 
Oct  3 15:39:13 m82 kernel: 
Oct  3 15:39:13 m82 kernel: SCB Count = 4 CMDS_PENDING = 1 LASTSCB 0xffff CURRSCB 0x2 NEXTSCB 0xff80
Oct  3 15:39:13 m82 kernel: qinstart = 85 qinfifonext = 85
Oct  3 15:39:13 m82 kernel: QINFIFO:
Oct  3 15:39:13 m82 kernel: WAITING_TID_QUEUES:
Oct  3 15:39:13 m82 kernel: Pending list:
Oct  3 15:39:13 m82 kernel:   2 FIFO_USE[0x0] SCB_CONTROL[0x60] SCB_SCSIID[0x7] 
Oct  3 15:39:13 m82 kernel: Total 1
Oct  3 15:39:13 m82 kernel: Kernel Free SCB list: 3 1 0 
Oct  3 15:39:13 m82 kernel: Sequencer Complete DMA-inprog list: 
Oct  3 15:39:13 m82 kernel: Sequencer Complete list: 
Oct  3 15:39:13 m82 kernel: Sequencer DMA-Up and Complete list: 
Oct  3 15:39:13 m82 kernel: 
Oct  3 15:39:13 m82 kernel: scsi1: FIFO0 Free, LONGJMP == 0x8252, SCB 0x2
Oct  3 15:39:13 m82 kernel: SEQIMODE[0x3f] SEQINTSRC[0x0] DFCNTRL[0x0] DFSTATUS[0x89] 
Oct  3 15:39:13 m82 kernel: SG_CACHE_SHADOW[0x2] SG_STATE[0x0] DFFSXFRCTL[0x0] 
Oct  3 15:39:13 m82 kernel: SOFFCNT[0x0] MDFFSTAT[0x5] SHADDR = 0x00, SHCNT = 0x0 
Oct  3 15:39:13 m82 kernel: HADDR = 0x00, HCNT = 0x0 CCSGCTL[0x10] 
Oct  3 15:39:13 m82 kernel: scsi1: FIFO1 Free, LONGJMP == 0x8063, SCB 0x3
Oct  3 15:39:13 m82 kernel: SEQIMODE[0x3f] SEQINTSRC[0x0] DFCNTRL[0x0] DFSTATUS[0x89] 
Oct  3 15:39:13 m82 kernel: SG_CACHE_SHADOW[0x2] SG_STATE[0x0] DFFSXFRCTL[0x0] 
Oct  3 15:39:13 m82 kernel: SOFFCNT[0x0] MDFFSTAT[0x5] SHADDR = 0x00, SHCNT = 0x0 
Oct  3 15:39:13 m82 kernel: HADDR = 0x00, HCNT = 0x0 CCSGCTL[0x10] 
Oct  3 15:39:13 m82 kernel: LQIN: 0x8 0x0 0x0 0x2 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 
Oct  3 15:39:13 m82 kernel: scsi1: LQISTATE = 0x0, LQOSTATE = 0x0, OPTIONMODE = 0x52
Oct  3 15:39:13 m82 kernel: scsi1: OS_SPACE_CNT = 0x20 MAXCMDCNT = 0x1
Oct  3 15:39:13 m82 kernel: SIMODE0[0xc] 
Oct  3 15:39:13 m82 kernel: CCSCBCTL[0x4] 
Oct  3 15:39:13 m82 kernel: scsi1: REG0 == 0x2, SINDEX = 0x107, DINDEX = 0x102
Oct  3 15:39:13 m82 kernel: scsi1: SCBPTR == 0x2, SCB_NEXT == 0xffc0, SCB_NEXT2 == 0xff01
Oct  3 15:39:13 m82 kernel: CDB 12 0 0 0 62 0
Oct  3 15:39:13 m82 kernel: STACK: 0x14 0x0 0x0 0x0 0x0 0x0 0x0 0x0
Oct  3 15:39:13 m82 kernel: <<<<<<<<<<<<<<<<< Dump Card State Ends >>>>>>>>>>>>>>>>>>
Oct  3 15:39:13 m82 kernel: (scsi1:A:0:0): Device is disconnected, re-queuing SCB
Oct  3 15:39:14 m82 kernel: Recovery code sleeping
Oct  3 15:39:18 m82 kernel: Recovery code awake
Oct  3 15:39:18 m82 kernel: Timer Expired
Oct  3 15:39:18 m82 kernel: aic79xx_abort returns 0x2003
Oct  3 15:39:18 m82 kernel: scsi1:0:0:0: Attempting to queue a TARGET RESET message:CDB: 0x12 0x0 0x0 0x0 0x62 0x0
Oct  3 15:39:18 m82 kernel: aic79xx_dev_reset returns 0x2003
Oct  3 15:39:18 m82 kernel: Recovery SCB completes
Oct  3 15:39:28 m82 kernel:  target1:0:0: Domain Validation Initial Inquiry Failed
Oct  3 15:39:28 m82 kernel:  target1:0:0: Ending Domain Validation

The two echo were done after a fresh reboot with no mount done on sdb
or sbc.

  OG.


  reply	other threads:[~2005-10-03 13:42 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2005-09-28 13:45 Infinite interrupt loop, INTSTAT = 0 Olivier Galibert
2005-09-28 15:05 ` James Bottomley
2005-09-28 16:07   ` Olivier Galibert
2005-09-28 16:24     ` James Bottomley
2005-09-28 16:42       ` Olivier Galibert
2005-09-28 17:10       ` Olivier Galibert
2005-09-28 17:13         ` Randy.Dunlap
2005-09-28 17:24         ` Arjan van de Ven
2005-09-28 17:51         ` James Bottomley
2005-09-28 18:33           ` Olivier Galibert
2005-10-01 14:03             ` James Bottomley
2005-10-03 13:42               ` Olivier Galibert [this message]
2005-10-03 16:15                 ` James Bottomley
2005-10-04  8:45                   ` Olivier Galibert
2005-10-04 13:23                     ` James Bottomley
2005-10-04 14:55                       ` Olivier Galibert

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20051003134210.GA10641@dspnet.fr.eu.org \
    --to=galibert@pobox.com \
    --cc=James.Bottomley@SteelEye.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-scsi@vger.kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.