From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43) id 1FfRhr-0004xa-VM for qemu-devel@nongnu.org; Sun, 14 May 2006 21:17:08 -0400 Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43) id 1FfRhn-0004vB-VF for qemu-devel@nongnu.org; Sun, 14 May 2006 21:17:07 -0400 Received: from [199.232.76.173] (helo=monty-python.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1FfRhn-0004uw-Ky for qemu-devel@nongnu.org; Sun, 14 May 2006 21:17:03 -0400 Received: from [193.7.176.20] (helo=bender.bawue.de) by monty-python.gnu.org with esmtps (TLS-1.0:DHE_RSA_3DES_EDE_CBC_SHA:24) (Exim 4.52) id 1FfRk6-0005vP-AG for qemu-devel@nongnu.org; Sun, 14 May 2006 21:19:26 -0400 Received: from lagash (88-106-136-76.dynamic.dsl.as9105.com [88.106.136.76]) (using TLSv1 with cipher DES-CBC3-SHA (168/168 bits)) (No client certificate requested) by bender.bawue.de (Postfix) with ESMTP id 2838E4413E for ; Mon, 15 May 2006 03:17:01 +0200 (MEST) Received: from ths by lagash with local (Exim 4.62) (envelope-from ) id 1FfRhf-0004dA-KL for qemu-devel@nongnu.org; Mon, 15 May 2006 02:16:55 +0100 Date: Mon, 15 May 2006 02:16:55 +0100 Message-ID: <20060515011655.GE800@networkno.de> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline From: Thiemo Seufer Subject: [Qemu-devel] [PATCH 1/8] Mips improvements Reply-To: qemu-devel@nongnu.org List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: qemu-devel@nongnu.org Hello All, this is the first (and most trivial) part of my MIPS-related patchset. It adds an explanatory comment and removes some bits of dead code. Thiemo Index: cpu-exec.c =================================================================== --- cpu-exec.c.orig 2006-05-15 01:13:14.000000000 +0100 +++ cpu-exec.c 2006-05-15 01:18:21.000000000 +0100 @@ -561,6 +561,8 @@ #elif defined(TARGET_SH4) /* XXXXX */ #endif + /* Don't use the cached interupt_request value, + do_interrupt may have updated the EXITTB flag. */ if (env->interrupt_request & CPU_INTERRUPT_EXITTB) { env->interrupt_request &= ~CPU_INTERRUPT_EXITTB; /* ensure that no TB jump will be modified as Index: target-mips/helper.c =================================================================== --- target-mips/helper.c.orig 2006-05-15 01:13:14.000000000 +0100 +++ target-mips/helper.c 2006-05-15 01:18:21.000000000 +0100 @@ -219,7 +219,6 @@ exception = EXCP_TLBS; else exception = EXCP_TLBL; - error_code = 0; break; case -4: /* TLB match but 'D' bit is cleared */ @@ -350,7 +349,6 @@ cause = 4; goto set_EPC; case EXCP_TLBL: - case EXCP_TLBF: cause = 2; if (env->error_code == 1 && !(env->hflags & MIPS_HFLAG_EXL)) offset = 0x000;