From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43) id 1HVVZe-00017c-O1 for qemu-devel@nongnu.org; Sun, 25 Mar 2007 12:28:06 -0400 Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43) id 1HVVZb-00015X-44 for qemu-devel@nongnu.org; Sun, 25 Mar 2007 12:28:06 -0400 Received: from [199.232.76.173] (helo=monty-python.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1HVVZa-00015P-OS for qemu-devel@nongnu.org; Sun, 25 Mar 2007 11:28:02 -0500 Received: from phoenix.bawue.net ([193.7.176.60] helo=mail.bawue.net) by monty-python.gnu.org with esmtps (TLS-1.0:DHE_RSA_AES_256_CBC_SHA1:32) (Exim 4.60) (envelope-from ) id 1HVVXQ-0004C9-MQ for qemu-devel@nongnu.org; Sun, 25 Mar 2007 12:25:49 -0400 Date: Sun, 25 Mar 2007 17:26:04 +0100 Subject: Re: [Qemu-devel] [Bug] [Patch] MIPS code fails at branch instruction Message-ID: <20070325162604.GC21439@networkno.de> References: <20070317143106.GF25863@networkno.de> <45FC3A07.3070302@weilnetz.de> <200703172032.52010.paul@codesourcery.com> <45FEFAC0.4060901@mail.berlios.de> <20070319213445.GJ28895@networkno.de> <20070319223449.GK28895@networkno.de> <4600277F.6070804@mail.berlios.de> <20070325002234.GA14411@networkno.de> <4605D3B4.4000402@aurel32.net> <20070325125134.GA31885@miranda.arrow> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: quoted-printable In-Reply-To: <20070325125134.GA31885@miranda.arrow> From: Thiemo Seufer Reply-To: qemu-devel@nongnu.org List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Stuart Brady Cc: qemu-devel@nongnu.org Stuart Brady wrote: > On Sun, Mar 25, 2007 at 03:43:16AM +0200, Aurelien Jarno wrote: > > Thiemo Seufer a =E9crit : > [...] > > > - Execute the second branch's delay slot instruction. Increment PC. > [...] >=20 > I'm surprised that this step would be there -- I would have expected it > to be simpler to execute the target of the first branch in place of the > second branch's delay slot. Maybe you are right. It depends on how many cycles of delay the branch incurs. Thiemo