From: "Siddha, Suresh B" <suresh.b.siddha@intel.com>
To: "Eric W. Biederman" <ebiederm@xmission.com>
Cc: Linus Torvalds <torvalds@linux-foundation.org>,
Greg KH <gregkh@suse.de>,
Andrew Morton <akpm@linux-foundation.org>,
linux-pci@atrey.karlin.mff.cuni.cz, linux-kernel@vger.kernel.org,
"Kok, Auke-jan H" <auke-jan.h.kok@intel.com>,
"Williams, Mitch A" <mitch.a.williams@intel.com>
Subject: Re: [PATCH] msi: Immediately mask and unmask msi-x irqs.
Date: Tue, 3 Apr 2007 11:52:19 -0700 [thread overview]
Message-ID: <20070403185219.GB15704@linux-os.sc.intel.com> (raw)
In-Reply-To: <m1lkh9dhvm.fsf@ebiederm.dsl.xmission.com>
On Tue, Apr 03, 2007 at 01:41:49AM -0600, Eric W. Biederman wrote:
> When we mask or unmask a msi-x irqs the writes may be posted because
> we are writing to memory mapped region. This means the mask and
> unmask don't happen immediately but at some unspecified time in the
> future. Which is out of sync with how the mask/unmask logic work
> for ioapic irqs.
>
> The practical result is that we get very subtle and hard to track down
> irq migration bugs.
>
> This patch performs a read flush after writes to the MSI-X table for mask
> and unmask operations. Since the SMP affinity is set while the interrupt
> is masked, and since it's unmasked immediately after, no additional flushes
> are required in the various affinity setting routines.
set_msi_irq_affinity() is already doing read_msi_msg(). So the mask operation
before this should atleast get flushed before we modify the irq destination
information.
With this patch however, unmask happens immediately.
> diff --git a/drivers/pci/msi.c b/drivers/pci/msi.c
> index ad33e01..435c195 100644
> --- a/drivers/pci/msi.c
> +++ b/drivers/pci/msi.c
> @@ -94,6 +94,7 @@ static void msi_set_mask_bit(unsigned int irq, int flag)
> int offset = entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE +
> PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET;
> writel(flag, entry->mask_base + offset);
> + readl(entry->mask_base + offset);
Don't we need the flush for the PCI_CAP_ID_MSI case aswell.
thanks,
suresh
next prev parent reply other threads:[~2007-04-03 18:53 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2007-03-30 18:54 [PATCH 2.6.21-rc5] Flush MSI-X table writes (rev 3) Mitch Williams
2007-03-30 19:04 ` Eric W. Biederman
2007-03-30 19:47 ` Andrew Morton
2007-03-30 19:49 ` Greg KH
2007-03-30 20:00 ` Andrew Morton
2007-03-30 20:10 ` Greg KH
2007-03-30 20:21 ` Williams, Mitch A
2007-03-30 20:24 ` Greg KH
2007-03-30 20:26 ` Eric W. Biederman
2007-03-30 20:49 ` Williams, Mitch A
2007-03-30 20:56 ` Chuck Ebbert
2007-03-30 21:05 ` Eric W. Biederman
2007-04-03 7:41 ` [PATCH] msi: Immediately mask and unmask msi-x irqs Eric W. Biederman
2007-04-03 17:24 ` Williams, Mitch A
2007-04-03 18:52 ` Siddha, Suresh B [this message]
2007-04-03 19:39 ` Eric W. Biederman
2007-04-03 20:57 ` Siddha, Suresh B
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20070403185219.GB15704@linux-os.sc.intel.com \
--to=suresh.b.siddha@intel.com \
--cc=akpm@linux-foundation.org \
--cc=auke-jan.h.kok@intel.com \
--cc=ebiederm@xmission.com \
--cc=gregkh@suse.de \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@atrey.karlin.mff.cuni.cz \
--cc=mitch.a.williams@intel.com \
--cc=torvalds@linux-foundation.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.