All of lore.kernel.org
 help / color / mirror / Atom feed
From: Stefan Roese <sr@denx.de>
To: u-boot@lists.denx.de
Subject: [U-Boot-Users] ppc4xx: Problems running POST on PPC405GPr board
Date: Fri, 11 Jan 2008 22:17:03 +0100	[thread overview]
Message-ID: <200801112217.03768.sr@denx.de> (raw)
In-Reply-To: <200801111806.38846.niklausgiger@gmx.ch>

Hi Niklaus,

On Friday 11 January 2008, Niklaus Giger wrote:
> I am trying to add POST for my PPC405GPr based boards and I am running
> into a few problems:
>
> a) the post/cpu/ppc4xx/uart.c assumed 4 UARTS. I would rather try
> only as much UARTs as defined by the CPUs. Would a patch like the attached
> one be considered a good solution for this problem?

It's not a good solution, since you can't select for example to only test 
UART0 and UART2.

> b) looking at the log I get
> <4>POST cache FAILED
> <4>POST i2c PASSED
> <4>POST cpu PASSED
> <4>POST ethernet PASSED
> <4>POST spr The value of PIR special register is incorrect: 0x0000005F
> <4>The value of IVOR0 special register is incorrect: 0x2000005F
> <4>The value of IVOR1 special register is incorrect: 0x2000005F
> <4>The value of IVOR2 special register is incorrect: 0x2000005F
> <4>The value of IVOR3 special register is incorrect: 0x2000005F
> <4>The value of IVOR4 special register is incorrect: 0x2000005F
> <4>The value of IVOR5 special register is incorrect: 0x2000005F
> <4>The value of IVOR6 special register is incorrect: 0x2000005F
> <4>The value of IVOR7 special register is incorrect: 0x2000005F
> <4>The value of IVOR8 special register is incorrect: 0x2000005F
> <4>The value of IVOR10 special register is incorrect: 0x2000005F
> <4>The value of IVOR13 special register is incorrect: 0x2000005F
> <4>The value of IVOR14 special register is incorrect: 0x2000005F
> <4>The value of IVOR15 special register is incorrect: 0x2000005F
> <4>The value of DVLIM special register is incorrect: 0x2000005F
> <4>The value of IVLIM special register is incorrect: 0x2000005F
> <4>FAILED
>
> What would be the correct #if to exclude the IVOR<x> part in
> post/cpu/ppc4xx/spr.c, as it make no sense to test these non
> existant registers on a PPC405 processor?

#if defined(CONFIG_440)

> Has anybody a suggestion how to fill in a good value for for the PIR
> (Processor Identification Register)?
>
> c) I will investigate the exact cause for the POST cache FAILED.

Please take a look at the zeus port. This is a quite new port for 405EP with 
some POST support.

Best regards,
Stefan

=====================================================================
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-0 Fax: +49-8142-66989-80  Email: office at denx.de
=====================================================================

      parent reply	other threads:[~2008-01-11 21:17 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2008-01-11 17:06 [U-Boot-Users] ppc4xx: Problems running POST on PPC405GPr board Niklaus Giger
2008-01-11 19:38 ` Wolfgang Denk
2008-01-11 21:17 ` Stefan Roese [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=200801112217.03768.sr@denx.de \
    --to=sr@denx.de \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.