From mboxrd@z Thu Jan 1 00:00:00 1970 From: Wolfgang Denk Date: Sun, 18 May 2008 23:23:30 +0200 Subject: [U-Boot-Users] [PATCH] PPC40x: Rework CFG_INIT_DCACHE_CS Block to Avoid Machine Checks In-Reply-To: Your message of "Sun, 18 May 2008 13:56:06 PDT." Message-ID: <20080518212330.61F4F2476E@gemini.denx.de> List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit To: u-boot@lists.denx.de In message you wrote: > > >> + * For boards that don't have OCM and can't use the data cache > >> + * for their primordial stack, setup stack here directly after the > >> + * SDRAM is initialized in ext_bus_cntlr_init. > > > > Was there ever a useful explanation given why these boards should not > > be able to use DC as initial RAM? > > Kilauea, Makalu and Haleakala (405EX- and 405EXr-based) can now use the data > cache for the initial stack and data area with this 'dcba' change patch. > > However, no clear reason has been provided as yet from the vendor as to why > the 'dcba' addition was not historically required for the 405GP but is > required now for the 405EX[r]. Regardless, the 'dcba' should work and, going > forward, will be "more correct" on the 405GP as well. So the comment "can't use the data cache for their primordial stack" is wrong and should be fixed? Best regards, Wolfgang Denk -- DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd at denx.de The IQ of the group is the lowest IQ of a member of the group divided by the number of people in the group.