From mboxrd@z Thu Jan  1 00:00:00 1970
From: Guillaume Thouvenin <guillaume.thouvenin@ext.bull.net>
Subject: [RFC Patch 0/5] x86_emulator: emulate shld and shrd instruction
Date: Mon, 3 Nov 2008 16:00:36 +0100
Message-ID: <20081103160036.499cb482@frecb000711>
Mime-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: 7bit
Cc: Avi Kivity <avi@redhat.com>, guillaume.thouvenin@ext.bull.net
To: kvm <kvm@vger.kernel.org>
Return-path: <kvm-owner@vger.kernel.org>
Received: from ecfrec.frec.bull.fr ([129.183.4.8]:57837 "EHLO
	ecfrec.frec.bull.fr" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1755446AbYKCPB0 (ORCPT <rfc822;kvm@vger.kernel.org>);
	Mon, 3 Nov 2008 10:01:26 -0500
Sender: kvm-owner@vger.kernel.org
List-ID: <kvm.vger.kernel.org>

This series of patches emulate instructions shld and shrd. As those
instructions have three operands we introduce a decode set for the Src2
operand. By doing this, the opcode descriptor needs to be extend to 32
bit.

So this series of patches:
 [1/5] extend the opcode descriptor to 32 bits
 [2/5] add Src2 decode set
 [3/5] add a new "implied 1" Src decode type
 [4/5] add the assembler code for three operands
 [5/5] add the emulation of shld and shrd instructions